NXP Semiconductors freescale KV4 Series, Reference Manual

Page: 451 / 1359

Chapter 24
External Watchdog Monitor (EWM)
Chip-specific EWM information
24.1.1 EWM clocks
This table shows the EWM clocks and the corresponding chip clocks.
Table 24-1. EWM clock connections
Module clock Chip clock
Low Power Clock 1 kHz LPO Clock
24.1.2 EWM low-power modes
This table shows the EWM low-power modes and the corresponding chip low-power
modes.
Table 24-2. EWM low-power modes
Module mode Chip mode
Wait Wait, VLPW
Stop Stop, VLPS
24.1.3 EWM_OUT pin state in low power modes
When the CPU enters a Run mode from Wait or Stop recovery, the pin resumes its
previous state before entering Wait or Stop mode. When the CPU enters Run mode from
Power Down, the pin returns to its reset state.
24.1
KV4x Reference Manual, Rev. 2, 02/2015
Freescale Semiconductor, Inc.
Preliminary
451