
NUC970 Technical Reference Manual
Publication Release Date: Dec. 15, 2015
- 615 -
Revision V1.30
NUC97
0
T
E
CHNIC
A
L
RE
F
E
RE
N
CE
MA
NUA
L
EMAC n Receive Descriptor Link List Start Address Register (EMACn_RXDLSA)
The RX descriptor defined in EMAC is a link-list data structure. The EMACn_RXDLSA keeps the
starting address of this link-list. In other words, the EMACn_RXDLSA keeps the starting address
of the 1st RX descriptor. EMACn_RXDLSA must be configured by software before the bit RXON
(EMACn_MCMDR[0]) is enabled.
Register
Offset
R/W Description
Reset Value
EMACn_RXDLSA
n=0,1
E0x08C R/W EMAC n Receive Descriptor Link List Start Address Register
0xFFFF_FFFC
31
30
29
28
27
26
25
24
RXDLSA
23
22
21
20
19
18
17
16
RXDLSA
15
14
13
12
11
10
9
8
RXDLSA
7
6
5
4
3
2
1
0
RXDLSA
Bits
Description
[31:0]
RXDLSA
Receive Descriptor Link-list Start Address
The RXDLSA keeps the start address of receive descriptor link-list. If the S/W enables
the bit RXON (EMACn_MCMDR[0]), the content of RXDLSA will be loaded into the
current receive descriptor start address register (EMACn_CRXDSA). The RXDLSA does
not be updated by EMAC. During the operation, EMAC will ignore the bits [1:0] of
RXDLSA. This means that each RX descriptor always must locate at word boundary
memory address.