National Semiconductor LM4985 User Manual Download Page 1

LM4985 Evaluation Board
User’s Guide

Quick Start Guide

Connect the I

2

C signal generation and interface board to a

computer’s parallel port.

Install LM4985 control software: “LM4985_Software_ver1-
52.”

Amplifier output mode:

For OCL (Output CapacitorLess) mode, place a jumper
across the pins of JP10 and JP11 and across pins 1 and 2 on
JP8.

For C-CUPL (Capacitor Coupled) mode, place a jumper
across pins 2 and 3 on JP8. Leave JP10 and JP11 open.

Apply a 2.3V to 5.0V power supply’s positive voltage output
to the “+” pin on jumpers JP1 and JP2. Apply the power
supply’s ground return to the “-“ on JP1 and JP2.

Connect the supplied 5-wire cable between the I

2

C signal

generation and interface board and the 5-pin connector (JP7
and JP9) on the LM4985 demonstration board.

Apply a stereo audio signal to jumpers JP3 and JP5. Apply
the source’s signal and ground to the “+” pin and the “-“ pin,
respectively.

Connect a load (

16

) to JP4 and another load to JP6.

JP4’s “+” pin and JP6’s “+” pin carries the output signals from
the two amplifiers found on pins OUT1 and OUT2, respec-
tively.

Apply power. Make measurements. Plug in a pair of head-
phones. Enjoy.

Introduction

To help the user investigate and evaluate the LM4985’s
performance and capabilities, a fully populated demonstra-
tion board is available from the Audio Products Group. This
board is shown in Figure 1. Connected to an external power
supply (2.3V to 5V), a signal source and an I

2

C controller (or

signal source), the LM4985 demonstration board easily dem-
onstrate the amplifier’s features.

20184902

FIGURE 1. The LM4985 Demonstration Board

National Semiconductor
Application Note 1452
Kevin Hoskins
May 2006

LM4985

Evaluation

Board

User

’s

Guide

AN-1452

© 2006 National Semiconductor Corporation

AN201849

www.national.com

Summary of Contents for LM4985

Page 1: ... audio signal to jumpers JP3 and JP5 Apply the source s signal and ground to the pin and the pin respectively Connect a load 16Ω to JP4 and another load to JP6 JP4 s pin and JP6 s pin carries the output signals from the two amplifiers found on pins OUT1 and OUT2 respec tively Apply power Make measurements Plug in a pair of head phones Enjoy Introduction To help the user investigate and evaluate th...

Page 2: ... on either input to appear on either amplifier output and separate shutdown controls for each stereo channel The LM4985 features a shutdown mode for micropower dissipation an internal thermal shutdown protection mecha nism and is unity gain stable Operating Conditions Temperature Range 40 C TA 85 C Amplifier Power Supply Voltage 2 3V VDD 5 0V Board Features The LM4985 demonstration board has all o...

Page 3: ...on to the amplifier s input B labeled as the right input on the demonstration board Apply an external signal source s positive voltage to the JP5 pin labeled and the signal source s ground reference to the pin labeled JP6 This is the connection to the amplifier s output B labeled as the right output on the demonstration board Connect the JP6 pin labeled to the positive input of an external signal ...

Page 4: ... It is controlled using the slider located at the top of the program s window Each time the slider is moved from one tick mark to another the pro gram updates the amplifier s volume control The CHANNEL SHUTDOWN CONTROL has four radio but tons From left to right the first button controls the shutdown function of both amplifiers When selected both amplifiers are placed in shutdown mode The middle pa...

Page 5: ...PCB Layout Guidelines This section provides general practical guidelines for PCB layouts that use various power and ground traces Designers should note that these are only rule of thumb recommen dations and the actual results are predicated on the final layout POWER AND GROUND CIRCUITS Star trace routing techniques returning individual traces back to a central point rather than daisy chaining trac...

Page 6: ...d Figure 4 is the silkscreen that shows parts location Figure 5 is the top layer Figure 6 is the upper inner layer Figure 7 is the bottom layer The lower middle layer was not routed in this PCB layout 20184906 Figure 4 Top Silkscreen Shown 2 6X actual size 20184903 Figure 5 Top Layer Shown 2 6X actual size AN 1452 www national com 6 ...

Page 7: ...Demonstration Board PCB Layout Continued 20184904 Figure 6 Upper Middle Layer Shown 2 6X actual size 20184905 Figure 7 Bottom Layer Shown 2 6X actual size AN 1452 www national com 7 ...

Page 8: ...16Ω fIN 1kHz at from left to right at 1 THD N VDD 2 5V VDD 3 6V VDD 5 0V Figure 8 C CUPL mode THD N vs Output Power 20184935 RL 32Ω fIN 1kHz at from left to right at 1 THD N VDD 2 5V VDD 3 6V VDD 5 0V Figure 9 C CUPL mode THD N vs Output Power 20184928 RL 16Ω fIN 1kHz at from top to bottom at 1kHz VDD 2 5V POUT 20mW VDD 3 6V POUT 50mW VDD 5 0V POUT 50mW Figure 10 C CUPL mode THD N vs Frequency 201...

Page 9: ... 16Ω fIN 1kHz at from left to right at 1 THD N VDD 2 5V VDD 3 6V VDD 5 0V Figure 12 OCL mode THD N vs Output Power 20184939 RL 32Ω fIN 1kHz at from left to right at 1 THD N VDD 2 5V VDD 3 6V VDD 5 0V Figure 13 OCL mode THD N vs Output Power 20184936 RL 16Ω fIN 1kHz at from top to bottom at 2kHz VDD 2 5V POUT 20mW VDD 3 6V POUT 35mW VDD 5 0V POUT 110mW Figure 14 OCL mode THD N vs Frequency 20184937...

Page 10: ... and write the mode control register 0 0 0 0 0 0 0 1 Read and write the volume control register Mode Control Register D7 D6 D5 D4 D3 D2 D1 D0 WT1 WT0 PHG SDCH1 SDCH2 CHSEL1 CHSEL2 0 X X X X X X X D7 must always be set to 0 0 0 X X X X X Wake up time 80ms OCL 250ms C CUPL 0 1 X X X X X Wake up time 110ms OCL 450ms C CUPL 1 0 X X X X X Wake up time 170ms OCL 850ms C CUPL 1 1 X X X X X Wake up time 2...

Page 11: ... control settings Table C1 Binary Values for the Different Volume Control Gain Settings Gain B4 B3 B2 B1 B0 18 1 1 1 1 1 17 1 1 1 1 0 16 1 1 1 0 1 15 1 1 1 0 0 14 1 1 0 1 1 13 1 1 0 1 0 12 1 1 0 0 1 10 1 1 0 0 0 8 1 0 1 1 1 6 1 0 1 1 0 4 1 0 1 0 1 2 1 0 1 0 0 0 1 0 0 1 1 2 1 0 0 1 0 4 1 0 0 0 1 6 1 0 0 0 0 8 0 1 1 1 1 10 0 1 1 1 0 12 0 1 1 0 1 14 0 1 1 0 0 16 0 1 0 1 1 18 0 1 0 1 0 21 0 1 0 0 1 24...

Page 12: ...ect to the load resistance In a typical circuit the amount of CNT_GND resistance can be very small but still signifi cant It is significant because of the relatively low load im pedances for which the LM4985 was designed to drive 16Ω to 32Ω The ratio of this voltage divider will determine the magnitude of any residual signal present at the CNT_GND pin It is this residual signal that leads to chann...

Page 13: ...t in a significant injury to the user 2 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness BANNED SUBSTANCE COMPLIANCE National Semiconductor follows the provisions of the Product Stewardship Guide for Customers CSP 9 111C2 and...

Reviews: