background image

 

 

 

 

 

 

10/100 Mb/s Ethernet Products 

 

 

DP83640 Precision PHYTER 

IEEE 1588 Precision Time Protocol Transceiver 

 Demo Board User Guide 

 

 

 

Interface Division 

April 25, 2011 

Document Revision C 

 

 
 

 

Summary of Contents for DP83640 Precision PHYTER

Page 1: ...10 100 Mb s Ethernet Products DP83640 Precision PHYTER IEEE 1588 Precision Time Protocol Transceiver Demo Board User Guide Interface Division April 25 2011 Document Revision C ...

Page 2: ...g 3 2 3 Device Register Access 4 2 3 1 Access MDIO Through MII 4 2 3 2 Access MDIO Through USB 4 2 3 3 Access MDIO Through Parallel Port 4 2 4 Clock Sources 5 2 4 1 Crystal Default 5 2 4 2 Oscillator 5 2 5 Straps 6 2 6 LEDs 7 2 7 SMA Connectors 8 2 8 Table of Jumpers 9 2 9 Modification for Fiber Operation 10 2 10 Register Access Software 10 2 11 Board Revision Differences 11 ...

Page 3: ...ustomers are encouraged to copy EVK components to expedite their design process The EVK contains DP83640 Demo Board USB cable Cover letter DP83640 Demo licensing agreement Links to the EVK design files and this User Guide can be found via the DP83640 product folder on the National Semiconductor website www national com This document also highlights the differences between the different revisions o...

Page 4: ...f J12 will connect the 3 3 V power plane to the MII 3 3V supply In the case of an MII interface that supplies 5 0 V an on board 3 3 V regulator is provided and no jumper should be placed on J55 For a 3 3 V MII supply a jumper should be placed on J55 to bypass the regulator In both cases LED D2 will illuminate if a voltage is available at J11 The following image shows the default jumper configurati...

Page 5: ...2 2k ohm resistors in R47 R49 and R50 will pull PHYAD2 PHYAD3 and PHYAD4 high allowing for PHY addresses greater than 3 The default address is 1 no jumpers or resistors placed Table 1 PHY Address Settings PHYAD1 J26 PHYAD0 J24 PHY Address Open Jumpered 0 Open Open 1 Default Jumpered Jumpered 2 Jumpered Open 3 Figure 2 Default PHY Address Setting ...

Page 6: ...e Figure 3 Default MDIO MDC Connection 2 3 2 Access MDIO Through USB To access the device registers through the USB interface jumpers should be placed between pins 2 and 3 of J3 and J4 2 3 3 Access MDIO Through Parallel Port To access the device registers through the parallel port of the PC the jumpers on J3 and J4 must be removed Figure 4 shows the connection between the parallel port and the dev...

Page 7: ...or remove the crystal Y2 and resistors R22 and R25 populate the oscillator X1 and R27 with a 0 ohm resistor The board will accept oscillators in both full and half can package sizes For Reduced MII mode two modes of operation are supported RMII Master Mode and RMII Slave Mode For RMII Master Mode the DP83640 internally generates the 50 MHz RMII reference clock from the 25 MHz XTAL For RMII Slave M...

Page 8: ...rol Frame Enable Open J33 ACT LED_ACT Sets Mode in Auto Negotiation High J36 SPEED LED_SPEED Sets Mode in Auto Negotiation High J39 LINK LED_LINK Auto Negotiation Enable High R46 FX_EN_Z RX_ER Fiber Mode Enable Open PHY Address J24 PHYAD0 COL PHY Address Bit 0 Open J26 PHYAD1 RXD_3 PHY Address Bit 1 Open R47 PHYAD2 RXD_2 PHY Address Bit 2 Open R49 PHYAD3 RXD_1 PHY Address Bit 3 Open R50 PHYAD4 RXD...

Page 9: ... J33 Activity GPIO5 D12 D12 D20 D12 D32 J41 GPIO4 D9 D9 D18 D9 D29 J38 GPIO3 D6 D6 D16 D6 D26 J35 GPIO2 D3 D3 D14 D3 D23 J32 GPIO1 Revision 1 and 2 Revision 3 Table 5 LED Jumper Order LEDs can be used to indicate the state of GPIOs 1 through 8 When it is desired that the LED is ON when the GPIO is LOW the associated jumper should be set to the UP state With this setting a GREEN LED will be illumin...

Page 10: ...lity of pins connected to the LEDs with the exception of D2 refer to the DP83640 datasheet 2 7 SMA Connectors For convenience two SMA connectors are provided J2 and J34 J2 can be connected to the CLK_OUT pin by placing a 0 ohm resistor at R1 Similarly J34 can be connected to GPIO9 by placing a 0 ohm resistor at R86 50 ohm resistors can be placed at R2 and R62 to provide a terminating impedance for...

Page 11: ...ed operation mode in auto negotiation Pulled High J39 LINK Enable Disable auto negotiation Pulled High Reset J8 RESET_N Allows reset of DP83640 Open J40 RESET Allows reset of USB interface device Open Function J5 PWRDOWN INTN Allows for powerdown and interrupt modes Open J23 MII_MODE Allows for MII_MODE strap option Placing the jumper forces the unit into RMII mode Open J25 LED_CFG Allows for LED ...

Page 12: ... Provisions have been made to allow for the evaluation board to be configured for fiber mode operation To modify the board for fiber operation the components on Sheet 7 of the schematic should be placed with R113 R114 R117 R118 and R128 all 0 ohm resistors A 2 2k ohm resistor should also be placed in R46 to strap the device into fiber mode Resistors R112 R115 R116 and R119 should be removed 2 10 R...

Page 13: ...le highlights the differences between the board revisions Table 7 Board Revision Differences Revision 1 Revision 2 Revision 3 Board Number 551013211 001 Rev A Board Number 551013211 002 Rev A Board Number 551013211 003 Rev A Strap Polarity and LEDs RESET_N USB Power Regulator Circuit ...

Page 14: ...for use in safety critical applications such as life support where a failure of the TI product would reasonably be expected to cause severe personal injury or death unless officers of the parties have executed an agreement specifically governing such use Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications and acknowledge and agre...

Reviews: