Chapter 3
Integration and System Considerations
©
National Instruments Corporation
3-5
NI PXIe-5450 User Manual
PXI Trigger Lines
Eight PXI bus trigger lines are highly flexible and can be used in a variety
of ways. For example, triggers can be used to synchronize the operation of
several different PXI peripheral devices. In other applications, one device
can control carefully timed sequences of operations performed on other
devices in the system. Triggers may be passed from one device to another,
allowing precisely timed responses to asynchronous external events that
are being monitored or controlled. The number of triggers that a particular
application requires varies with the complexity and number of events
involved.
The PXI Specification is implemented with the RTSI bus through the PXI
trigger lines. PXI Specification requires eight lines, PXI_Trig<0..7>, on the
P2/J2 connector of the PXI chassis for the trigger lines. The RTSI features
of NI signal generators is implemented on this sub-bus. The RTSI triggers
<0..6> are implemented on PXI_Trig<0..6>, and the RTSI clock is routed
on PXI_Trig7.
S
y
s
tem Controller
S
lot [1]
S
t
a
r T
rigger/P
er
ipher
a
l
S
lot [2]
P
e
ripher
a
l
S
lot [3]
P
e
ripher
a
l
S
lot [4]
P
e
ripher
a
l
S
lot [N–1]
P
e
ripher
a
l
S
lot [N]
