
Chapter 2
NI 5450 Overview
NI PXIe-5450 User Manual
2-88
ni.com
clock timebase as the Start trigger for the signal generator. Using the Sample clock
timebase as the Start trigger begins signal generation at the same place each time relative
to the Sample clock timebase. This technique is more useful as the divisor becomes larger
and while an improvement over using an immediate Start trigger there remains an
uncertainty of one Sample clock.
PLL Reference clock source
—A clock signal that is only available when
a PLL Reference source has been configured. The clock is the source
selected as the PLL Reference clock source.
Out Start trigger
—A signal generated by the device upon recognizing a
start condition that can be routed out various connectors to signal other
devices.
Marker event
—A digital signal that can be used as a trigger corresponding
to a specific sample in the waveform generation. This signal controls other
devices that require timing information related to a specific point in the
generated waveform.
Routing Signals
You can route signals in the following ways:
•
The Marker event generated during an Arbitrary Waveform Generation
mode waveform generation to any of the PXI trigger lines or the PFI 0
and PFI 1 connectors.
•
The signal generator Start trigger output signal to other devices
through any of the PXI trigger lines or the PFI 0 and PFI 1 connectors.
•
The signal generator Sample clock signal to other devices through any
of the PXI trigger lines or front panel connectors.
•
The signal generator Sample clock timebase signal to other devices
through any of the PXI trigger lines or front panel connectors.
•
The PLL Reference clock source to other devices through any of the
PXI trigger lines or front panel connectors.
In NI-FGEN, the PXI trigger lines are referred to as RTSI<0..6>. The
correlation between PXI_TRIG<
x
> and RTSI<
x
> is one to one. For more
information about configuring and routing the device internal signals, refer
to the niFgen Export Signal VI or the
niFgen_ExportSignal
function.