3-4
Computer Group Literature Center Web Site
Functional Description
3
Functional Description
This section provides a description of the primary components on the
MVME2100 and in some cases the corresponding functions associated
with those components.
Processor
The MVME2100 is designed to support the MPC8240 processor in a 352
pin TBGA package. It is also designed to support memory bus speeds of
50, 60, 66.67, and 83.33 MHz.
PCI Host Bridge/Memory Controller
The MPC8240 contains an integrated PCI host bridge and memory
controller which provides the bridge function between the internal
MPC60x bus and the external PCI local bus.
The processor supports a 32-bit PCI interface that is compliant with the
PCI Local Bus Specification, Revision 2.1. Additional features of the
processor include:
❏
PReP or CHRP compatible memory maps
❏
DRAM control/refresh
❏
3.3/5.0V compatible I/O
❏
power management support
❏
Boot ROM interface
PCI Bus Arbitration
PCI arbitration for the MVME2100 board is provided by the integrated
PCI arbiter internal to the processor in conjunction with an external sub-
arbiter. The processor provides support for itself and up to five external
PCI masters.