Motorola MVME162P-242, Installation And Use Manual

Page: 85 / 134

Summary of Features
http://www.motorola.com/computer/literature 4-3
4
Processor and Memory
The MVME162P2 is based on the MC68040/MC68LC040
microprocessor. The boards are built with 16MB or 32MB shared DRAM
(SDRAM). Various versions of the MVME162P2 have the SDRAM
configured to model 1MB, 4MB, 8MB, or 16MB of parity-protected
DRAM or 4MB, 8MB, 16MB, or 32MB of ECC-protected DRAM.
All boards are available with 512KB of SRAM (with battery backup);
time-of-day clock (with battery backup); an optional Ethernet transceiver
interface; four serial ports with EIA-232-D interface; six tick timers with
watchdog timer(s); two EPROM sockets; 1MB or 2MB Flash memory
(one Flash device); two IndustryPack (IP) interfaces with DMA; optional
SCSI bus interface with DMA; and an optional VMEbus interface (local
bus to VMEbus/VMEbus to local bus, with A16/A24/A32, D8/D16/D32
bus widths and a VMEbus system controller).
I/O Implementation
Peripheral input/output (I/O) signals on the MVME162P2 are routed
through the front panel.
The I/O connections for the four serial ports are implemented with four
RJ45 connectors on the front panel. In addition, the panel has cutouts for
routing of flat cables to the optional IndustryPack modules.
SCSI devices are interfaced via an industry-standard 68-pin panel
connector. The Ethernet interface uses a DB15 connector.