MOTOROLA
Chapter 37. System Development and Debugging
37-27
Part VI. Debug and Test
Figure 37-8. Development Port/BDM Connector Pinout Options
Internal freeze status can also be monitored through status in the data shifted out of the
debug port.
37.3.2.2 Development Port Registers
The development port consists logically of three registers:
¥
The trap enable control register (TECR)
¥
The development port instruction register (DPIR)
¥
Development port data register (DPDR)
DPIR and DPDR are both implemented as the development port shift register, which also
acts as a temporary holding register for data to be stored in the TECR.
37.3.2.2.1 Development Port Shift Register
Instructions and data are serially shifted into the 35-bit development port shift register from
the DSDI. DSCK or CLKOUT is the shift clock, depending on the debug port clock mode.
See Section 37.3.2.3, ÒDevelopment Port Serial CommunicationsÐClock Mode.Ó
The instructions or data are then transferred in parallel to the core and TECR. When the
processor enters debug mode it fetches instructions from DPIR that cause an access to the
development port shift register. These instructions are serially loaded into the shift register
from DSDI using DSCK or CLKOUT as the shift clock. Similarly, data is transferred to the
core. Data is shifted into the shift register and read by the processor by executing
mfspr[DPDR]. Data is also parallel loaded into the development port shift register from
the core by executing mtspr[DPDR]. It is then serially shifted out to DSDO using DSCK
or CLKOUT as the shift clock.
37.3.2.2.2 Trap Enable Control Register (TECR)
The TECR is a 9-bit register that is loaded from the development port shift register. The
contents of TECR drives the six trap enable signals, two breakpoint signals, and VSYNC
signal to the core. The transfer data to TECR commands send the appropriate bits to the
TECR. The TECR is not accessed by the core, but supplies signals to the core. The trap
enable bits, VSYNC bit, and the breakpoint bits of this register are loaded from the
development port shift register as the result of trap enable mode transmissions. The trap
enable bits are reßected in ICTRL and LCTRL2. Section 37.5.1.1, ÒComparator AÐH Value
Registers (CMPAÐCMPH),Ó describes support registers.
VFLS0 ¥ 1
2 ¥ SRESET
FRZ ¥ 1
2 ¥ SRESET
GND ¥ 3
4 ¥ DSCK
GND ¥ 3
4 ¥ DSCK
GND ¥ 5
6 ¥ VFSL1
GND ¥ 5
6 ¥ FRZ
HRESET ¥ 7
8 ¥ DSDI
HRESET ¥ 7
8 ¥ DSDI
V
DD
¥ 9
10 ¥ DSDO
V
DD
¥ 9
10 ¥ DSDO
Summary of Contents for MPC860 PowerQUICC
Page 3: ...MPC860UM AD 07 98 REV 1 MPC860 PowerQUICC ª UserÕs Manual ...
Page 36: ...xxxvi MPC860 PowerQUICC UserÕs Manual MOTOROLA CONTENTS Paragraph Number Title Page Number ...
Page 78: ...I iv MPC860 PowerQUICC UserÕs Manual MOTOROLA Part I Overview ...
Page 88: ...1 10 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part I Overview ...
Page 114: ...3 16 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part I Overview ...
Page 226: ...8 32 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part II PowerPC Microprocessor Module ...
Page 262: ...9 36 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part II PowerPC Microprocessor Module ...
Page 274: ...III iv MPC860 PowerQUICC UserÕs Manual MOTOROLA Part III Configuration ...
Page 320: ...12 12 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part III Configuration ...
Page 325: ...MOTOROLA Part IV Hardware Interface IV v Part IV Hardware Interface ...
Page 326: ...IV vi MPC860 PowerQUICC UserÕs Manual MOTOROLA Part IV Hardware Interface ...
Page 352: ...13 26 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part IV Hardware Interface ...
Page 394: ...14 42 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part IV Hardware Interface ...
Page 426: ...15 32 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part IV Hardware Interface ...
Page 530: ...17 26 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part IV Hardware Interface ...
Page 632: ...21 44 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part V The Communications Processor Module ...
Page 660: ...22 28 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part V The Communications Processor Module ...
Page 708: ...24 24 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part V The Communications Processor Module ...
Page 748: ...27 20 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part V The Communications Processor Module ...
Page 846: ...31 20 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part V The Communications Processor Module ...
Page 914: ...35 12 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part V The Communications Processor Module ...
Page 948: ...36 34 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part V The Communications Processor Module ...
Page 998: ...37 48 MPC860 PowerQUICC UserÕs Manual MOTOROLA Part VI Debug and Test ...
Page 1016: ...A 10 MPC860 PowerQUICC UserÕs Manual MOTOROLA Appendixes ...
Page 1024: ...B 8 MPC860 PowerQUICC UserÕs Manual MOTOROLA Appendixes ...
Page 1030: ...C 6 MPC860 PowerQUICC UserÕs Manual MOTOROLA Appendixes ...
Page 1086: ...Glossary 12 MPC860 PowerQUICC UserÕs Manual MOTOROLA ...
Page 1106: ......