Central Processor Unit (CPU)
CPU Registers
MC68HC908AB32
—
Rev. 1.0
Technical Data
MOTOROLA
Central Processor Unit (CPU)
95
I — Interrupt Mask
When the interrupt mask is set, all maskable CPU interrupts are
disabled. CPU interrupts are enabled when the interrupt mask is
cleared. When a CPU interrupt occurs, the interrupt mask is set
automatically after the CPU registers are saved on the stack, but
before the interrupt vector is fetched.
1 = Interrupts disabled
0 = Interrupts enabled
NOTE:
To maintain M6805 Family compatibility, the upper byte of the index
register (H) is not stacked automatically. If the interrupt service routine
modifies H, then the user must stack and unstack H using the PSHH and
PULH instructions.
After the I bit is cleared, the highest-priority interrupt request is
serviced first.
A return-from-interrupt (RTI) instruction pulls the CPU registers from
the stack and restores the interrupt mask from the stack. After any
reset, the interrupt mask is set and can be cleared only by the clear
interrupt mask software instruction (CLI).
N — Negative flag
The CPU sets the negative flag when an arithmetic operation, logic
operation, or data manipulation produces a negative result, setting bit
7 of the result.
1 = Negative result
0 = Non-negative result
Z — Zero flag
The CPU sets the zero flag when an arithmetic operation, logic
operation, or data manipulation produces a result of $00.
1 = Zero result
0 = Non-zero result
Summary of Contents for MC68HC908AB32
Page 1: ...MC68HC908AB32 D REV 1 0 MC68HC908AB32 HCMOS Microcontroller Unit TECHNICAL DATA ...
Page 2: ......
Page 68: ...FLASH Memory Technical Data MC68HC908AB32 Rev 1 0 68 FLASH Memory MOTOROLA ...
Page 84: ...EEPROM Technical Data MC68HC908AB32 Rev 1 0 84 EEPROM MOTOROLA ...
Page 390: ...Ordering Information Technical Data MC68HC908AB32 Rev 1 0 390 Ordering Information MOTOROLA ...
Page 391: ......