106
6.4 Error Code List for A2ASCPU(S1/S30) and A2USHCPU-S1
Error codes are generated as follows:
Table 6.3 Error Code List for A2ASCPU(S1/S30) and A2USHCPU-S1
Error
Massage
Error
Code
(D9008)
Detailed
Error
Code
(D9091)
CPU
States
Error and Cause
Corrective Action
"INSTRCT
CODE ERR"
(Checked
when STOP
RUN or at
execution of
instruction.)
10
101
STOP
Instruction codes which
the CPU cannot decode
are included in the
program.
(1) Read the error
step using a
peripheral
device and
correct the
program of the
step.
(2) Check the
ROM if it
contains
instruction
codes which
cannot be
decoded. If it
does, replace it
with a correct
ROM.
102
Index qualification is
specified for a 32-bit
constant.
Read the error step
using a peripheral
device and correct
the program of the
step.
103
Device specified by a
dedicated instruction is
not correct.
104
An dedicated instruction
has incorrect program
structure.
105
An dedicated instruction
has incorrect command
name.
106
Index qualification using Z
or V is included in the
program between
and
.
LEDA/B IX
LEDA/B IXEND
Summary of Contents for MELSEC-A A1SCPUC24-R2
Page 2: ......
Page 11: ...A 9 ...
Page 12: ...A 10 ...
Page 13: ...A 11 ...
Page 14: ...A 12 ...
Page 15: ...A 13 ...
Page 16: ...A 14 ...
Page 17: ...A 15 ...
Page 105: ...79 MEMO ...
Page 156: ...130 MEMO ...
Page 159: ......