Mitsubishi A2USCPU(S1), User Manual

Page: 72 / 272

4 - 19
4. CPU MODULE
4.2 Parameter Setting Ranges
Parameter contents in the CPU modules and parameter setting ranges are explained
below.
4.2.1 List of parameter setting range
Parameters are used for allocating the user memory area inside the CPU module, setting
various functions and device ranges.
A parameter is usually stored in the first 3k bytes of the user memory area.
Among the parameters, the network parameter for MELSECNET/10 is allocated and
stored after the main sequence program area. (Refer to Section 4.2.2 for details).
Even though a default value can be used, parameter value can be changed to a value
suitable for a particular application within a setting range by the peripheral devices.
List of parameter setting range
Item Default value
Setting range
A2USHCPU-S1
A2ASCPU-S30
A2USCPU
A2ASCPU A2USCPU-S1
A2ASCPU-S1
Main sequence program capacity 6k steps
1 to 30k steps
(1k steps = in 2k-byte units)
1 to 14k steps
(1k steps = in 2k-byte units)
File register capacity – 0 to 8k points (1k points = in 2k-byte units)
Extension file register capacity –
1 block = 16k bytes
(Block setting for from No.1 to No.8, from No.10 to the end of unused area in the memory)
[Automatically setup in the unused area in the memory based on the file register setting.]
Comment capacity –
0 to 4032 points (64 points unit = in 1k byte units)
[When comment capacity is set up, 1k byte is added to the memory area.]
Expanded comment capacity – 0 to 3968 points (64 points unit = in 1k byte units)
Status latch – No parameter setting
Performed by setting up extension file registers to store device and result in each of status
latch and sampling trace modes.
(Refer to the Type ACPU/QCPU-A (A Mode)(Fundamentals) Programming Manual.)
Sampling trace –
Latch range
setting (latch)
Link relay (B)
• Latch: L1000
to L2047 only.
• None for
others.
A2USHCPU-S1, A2USCPU, A2USCPU-S1: B0 to B1FFF (unit: 1 point)
A2ASCPU, A2ASCPU-S1, A2ASCPU-S30: B0 to BFFF (unit: 1 point)
Timer (T)
T0 to T255 (unit: 1 point)
T256 to T2047 (unit: 1 point)
Counter (C)
C0 to C255 (unit: 1 point)
C256 to C1023 (unit: 1 point)
Data register (D)
A2USHCPU-S1, A2USCPU, A2USCPU-S1: D0 to D8191 (unit: 1 point)
A2ASCPU, A2ASCPU-S1, A2ASCPU-S30: D0 to D6143 (unit: 1 point)
Link register (W)
A2USHCPU-S1, A2USCPU, A2USCPU-S1: W0 to W1FFF (unit: 1 point)
A2ASCPU, A2ASCPU-S1, A2ASCPU-S30: W0 to WFFF (unit: 1 point)
Settings for internal relay (M),
latch relay (L), step relay (S)
M0 to M999
M2048 to M8191
L1000 to L2047
None for S
M/L/S0 to M/L/S8191
(where M, L, S are serial numbers)