Reset Controller
UG0331 User Guide Revision 15.0
642
21
Reset Controller
The Reset Controller manages the asynchronous reset requests coming from various sources and
generates a synchronous reset for the entire MSS or individual resets to the MSS sub-blocks and user
logic in the FPGA fabric.
The Reset Controller drives resets to various modules of the SmartFusion2 devices, such as the
Cortex-M3 processor, MDDR subsystem, Watchdog Timer, FPGA fabric, MSS GPIO, clock controller,
SYSREG, and peripherals. The following figure shows the Reset Controller with various reset
inputs/outputs from/to various MSS blocks.
Figure 275 •
Reset Signals Distribution in SmartFusion2 Devices
Microsemi recommends to use the CoreResetP IP for initializing the user design in SmartFusion2
Devices. The CoreResetP handles sequencing of reset signals in SmartFusion2 devices. It is available in
the Libero System-on-Chip (SoC) IP catalog. The System Builder is a powerful design tool within the
Libero SoC Design Environment that helps you capture your system-level requirements and produces a
design implementing those requirements. A very important function of the System Builder is the
automatic creation of the 'initialization' sub-system (all required cores are Instantiated, and connections
are made automatically).
5HVHW&RQWUROOHU
:DWFKGRJ
:'
B
7,0(287
3HULSKHUDOV
;;;
B
5(6(7
B
1
6&
B
066
B
5(6(7
B
1
0''5
0''5
B
''5
B
&25(
B
5(6(7
B
1
0''5
B
$3%
B
6
B
5(6(7
B
1
)3*$
IDEULF
066
B
5(6(7
B
1
B
)
0
*3,2
B
5(6(7
B
1
0
B
5(6(7
B
1
066
B
5(6(7
B
1
B
0
)
:'2*
B
5(6(7
B
1
325(6(7
B
5&26&
B
1
86%
1567$
6\V5HJ
6<65(6(7
B
1
325(6(7
B
1
:'2*
B
(1$%/(
066
B
*3,2
B
;;
B
;;
B
6<65(6(7
B
6(/
62)7B5(6(7B&5
ELWV
32
B
5(6(7
B
1
066
*3,2
066
B
*3,2
B
;;
B
;;
B
6<6
B
5(6(7
B
1
066
B
*3,2
B
5(6(7
B
1
&RUWH[0
6<6
B
5(6(7
B
5(4
/2&.83
0
B
325(6(7
B
0
B
&/.
B
1
0
B
6<6
B
5(6(7
B
1
0
B
7567
B
1
0
B
325(6(7
B
7&.
B
1
7
B
5(6(7
B
1
&&
B
5(6(7
B
1
)$&&
),&
BB
$3%
B
0
B
35(6(7
B
1
6\VWHP
&RQWUROOHU
'(9567
B
1
0''5
B
$3%
B
5(6(7
B
1
0''5
B
$;,
B
5(6(7
B
1