Figure 3-16. User LEDs
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
D
D
C
C
B
B
A
A
5 of 6
PL485 - Evaluation Kit
05/12/2019 15:02:00
Interface&Peripheral.SchDoc
Project Title
Sch #:
Date:
File:
Revision:
Sheet
Designed with
Drawn By:
JLCF
Sheet Title
Interface
Engineer:
JLCF
03-PL485
B
Size
A3
PL485-EK
PartNumber:
Variant Name
CEN-B
Altium.com
3V3
(LED0)
PA31
Voltage Monitor
5V
3V3
10k
1%
R46
470pF
C74
GREEN
D19
User LEDs
GND
300R
R58
TP19
I2S
PB[0..14]
PA
2
PA
3
PA
4
PA
17
PA
20
PA
18
PA
19
PA
5
PA
6
PA
8
PA
7
PA
9
PA
10
PA
15
PA
16
PA
0
PA
1
PA
27
PA
26
PA[0..31]
PA
12
PA
11
PA
13
PA
14
PA
23
PA
22
PA
24
PA
25
PA
21
PA[0..31]
PA
30
PA
29
PA
31
PA
28
PB
2
PB
3
PB
4
PB
5
PB
6
PB
8
PB
7
PB
9
PB
10
PB
1
PB
12
PB
11
PB
13
PB
14
PB[0..14]
PB
0
VUSBD
GND
GND
GND
GND
PB14
USB_DP
USB_DN
USB Device
USB_Device
1
2
3
4
5
0
ID
D
+
D
-+
5V
G
N
D
USB2.0 MICRO-B FEMALE
J5
GND
YELLOW
D18
300R
R40
27k
R39
47k
R41
470R
FB5
4700pF
C73
1
2
4
3
D17
PRTR5V0U2X
GND
USB
DIFF90
DIFF90
DUSB_N
DUSB_P
GND
GND
mikroBUS Socket
470R
FB8
470R
FB11
470R
FB12
5V
3V3
GND
Xplained PRO Socket
VCC
GND
MISO
SS
SDA
RXD
GPIO
PWM-
PWM+
GPIO2
GPIO1
ADC-
ADC+
GND
ID
SCK
MOSI
TXD
3V3
IRQ/GPIO
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
HDR-2.54 Male 2x10 RA
J6
AN
1
RST
2
CS
3
SCK
4
MISO
5
MOSI
6
+3.3V
7
GND
8
PWM
16
INT
15
RX
14
TX
13
SCL
12
SDA
11
+5V
10
GND
9
mikroBUS HOST
J8
TP18
PA17
PA10
PA11
PA14
PA12
PA13
PA23
PA9
PB9
PB8
PB2
PB3
PA18
PB10
PA19
PB11
PA0
PA1
PA2
PA3
PA4
PA16
PA6
PA5
PA15
PB14
PB0
PB1
SCL
PA20
1
2
3
4
5
6
7
HDR-2.54 Male 1x7
J9
PA0
PA2
PA1
PA3
PA4
GND
I2SCK0
I2SDI0
I2SDO0
I2SMCK0
VCC
470R
FB10
GND
3V3
I2SWS0
Interface
1 2
3 4
J7
470R
FB7
470R
FB9
GND
470R
FB6
GND
GND
3V3
5V
5V_XPLAIN
GND
10uF
C76
GND
5.6k
1%
R43
1k
1%
R44
3V3
(LED1)
PA19
300R
R59
TP20
RED
D20
0R
R69
0R
R68
0R
R67
0R
R66
0R
R65
0R
R38
0R
R52
0R
R57
0R
R51
0R
R54
0R
R56
0R
R55
0R
R64
0R
R63
3V3
3V3
3V3
3V3
0R
R47
0R
R60
0.1uF
C72
0.1uF
C75
0.1uF
C77
0.1uF
C79
0.1uF
C78
0.1uF
C82
0.1uF
C80
0.1uF
C81
1k 1%
R45
1k
R53
1k
R50
1k
R62
1k
R61
1M
R42
VUSB
0R
R48
0R
R49
90Ω ±10% differential trace impedance
Routing top or bottom
3.4.3
Chip Erase
The 1x2 pin-header J1 marked as “MCU ERASE” is connected to the PL485 chip erase pin (PB12) and 3.3V. This
header can be used to re-initialize the Flash content (and some of its NVM bits) to an erased state (all bits read as
logic level 1) by placing a jumper on the header and pressing the reset switch button. After a few seconds, the erase
jumper must be removed, the PCB must be turned off and, then, turned on by disconnecting and connecting again to
the power supply.
3.5
Hardware Description – MCU Interface Ports
3.5.1
USB Device Port
The USB Device Port (UDP) is compliant with the Universal Serial Bus (USB) 2.0 full-speed device specification.
There is a USB available on the PL485-EK board that can act as both host and device. It has a Micro-B female USB
connector with the silk screen USB.
The I/O line PB14 allows the application to check if VUSBD is available.
Figure 3-17. USB Circuit
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
D
D
C
C
B
B
A
A
5 of 6
PL485 - Evaluation Kit
05/12/2019 15:02:00
Interface&Peripheral.SchDoc
Project Title
Sch #:
Date:
File:
Revision:
Sheet
Designed with
Drawn By:
JLCF
Sheet Title
Interface
Engineer:
JLCF
03-PL485
B
Size
A3
PL485-EK
PartNumber:
Variant Name
CEN-B
Altium.com
3V3
(LED0)
PA31
Voltage Monitor
5V
3V3
10k
1%
R46
470pF
C74
GREEN
D19
User LEDs
GND
300R
R58
TP19
I2S
PB[0..14]
PA
2
PA
3
PA
4
PA
17
PA
20
PA
18
PA
19
PA
5
PA
6
PA
8
PA
7
PA
9
PA
10
PA
15
PA
16
PA
0
PA
1
PA
27
PA
26
PA[0..31]
PA
12
PA
11
PA
13
PA
14
PA
23
PA
22
PA
24
PA
25
PA
21
PA[0..31]
PA
30
PA
29
PA
31
PA
28
PB
2
PB
3
PB
4
PB
5
PB
6
PB
8
PB
7
PB
9
PB
10
PB
1
PB
12
PB
11
PB
13
PB
14
PB[0..14]
PB
0
VUSBD
GND
GND
GND
GND
PB14
USB_DP
USB_DN
USB Device
USB_Device
1
2
3
4
5
0
ID
D
+
D
-+
5V
G
N
D
USB2.0 MICRO-B FEMALE
J5
GND
YELLOW
D18
300R
R40
27k
R39
47k
R41
470R
FB5
4700pF
C73
1
2
4
3
D17
PRTR5V0U2X
GND
DIFF90
DIFF90
DUSB_N
DUSB_P
GND
GND
mikroBUS Socket
470R
FB8
470R
FB11
470R
FB12
5V
3V3
GND
Xplained PRO Socket
VCC
GND
MISO
SS
SDA
RXD
GPIO
PWM-
PWM+
GPIO2
GPIO1
ADC-
ADC+
GND
ID
SCK
MOSI
TXD
3V3
IRQ/GPIO
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
HDR-2.54 Male 2x10 RA
J6
AN
1
RST
2
CS
3
SCK
4
MISO
5
MOSI
6
+3.3V
7
GND
8
PWM
16
INT
15
RX
14
TX
13
SCL
12
SDA
11
+5V
10
GND
9
mikroBUS HOST
J8
TP18
PA17
PA10
PA11
PA14
PA12
PA13
PA23
PA9
PB9
PB8
PB2
PB3
PA18
PB10
PA19
PB11
PA0
PA1
PA2
PA3
PA4
PA16
PA6
PA5
PA15
PB14
PB0
PB1
SCL
PA20
1
2
3
4
5
6
7
HDR-2.54 Male 1x7
J9
PA0
PA2
PA1
PA3
PA4
GND
I2SCK0
I2SDI0
I2SDO0
I2SMCK0
VCC
470R
FB10
GND
3V3
I2SWS0
Interface
1 2
3 4
J7
470R
FB7
470R
FB9
GND
470R
FB6
GND
GND
3V3
5V
5V_XPLAIN
GND
10uF
C76
GND
5.6k
1%
R43
1k
1%
R44
3V3
(LED1)
PA19
300R
R59
TP20
RED
D20
0R
R69
0R
R68
0R
R67
0R
R66
0R
R65
0R
R38
0R
R52
0R
R57
0R
R51
0R
R54
0R
R56
0R
R55
0R
R64
0R
R63
3V3
3V3
3V3
3V3
0R
R47
0R
R60
0.1uF
C72
0.1uF
C75
0.1uF
C77
0.1uF
C79
0.1uF
C78
0.1uF
C82
0.1uF
C80
0.1uF
C81
1k 1%
R45
1k
R53
1k
R50
1k
R62
1k
R61
1M
R42
VUSB
0R
R48
0R
R49
Important:
Check online resources from the Microchip Website to download the drivers according to your
Operating System.
CAUTION
We recommend the use of an external USB isolator device, for instance
, to prevent the addition of
noise to the PLC network.
3.5.2
mikroBUS Connector
The PL485-EK board incorporates a mikroBUS socket connector (J8). By means of this socket, some mikroBUS
peripherals can be connected to PL485-EK, which is the main board.
PL485-EK
PL485-EK Board
©
2020 Microchip Technology Inc.
User Guide
DS50002954B-page 21