am1u
ypvwincml8vc
yp7azhga8189kcb
lgwl8g12a4v3hp-iob1s
wd7 * Global Netw
ork Lighting &
Con
MAR
VELL CONFIDENTIAL,
UNDER ND
A# 12150208
1uy
pvwincml8vc
yp7azhga8189kcb
lgwl8g12a4v3hp-iob1s
wd7 * Global Netw
ork Lighting & Con
tr
ol In
MAR
VELL CONFIDENTIAL,
UNDER ND
A# 12150208
rxa
m1uypvwincml8vcyp7azhga8189kcb
lgwl8g12a4v3hp-iob1s
wd7 * Global Netw
or
k Lighting & Control Inc.
* UNDER ND
A# 12
150
MAR
VELL CONFIDENTIAL - UNA
UTHORIZED DISTRIB
UTION OR USE STRICTL
Y PR
OHIBITED
88MW300/302
WLAN Microcontroller
Technical Product Brief
Copyright © 2016 Marvell
CONFIDENTIAL
Doc. No. MV-S109938-00 Rev. C
May 12, 2016, 2.00
Document Classification: Proprietary
Page 1
PRODUCT OVERVIEW
The Marvell® 88MW300/302 is a highly integrated,
low-power WLAN Microcontroller System-on-Chip (SoC)
solution designed for a broad array of smart devices for
Internet of Things (IoT), wearables, accessories,
Machine-to-Machine (M2M), home automation, and
Smart Energy applications.
A high degree of integration enables very low system
costs requiring only a single 3.3V power input, a
38.4 MHz crystal, and SPI Flash. The RF path needs
only a lowpass filter for antenna connection.
The SoC includes a full-featured W LAN subsystem
powered by proven and mature IEEE 802.11n/g/b
Marvell technology. The WLAN subsystem integrates a
WLAN MAC, baseband, and direct-conversion RF radio
with integrated PA, LNA, and transmit/receive switch. It
also integrates a CPU subsystem with integrated
memory to run Marvell WLAN firmware to handle real
time WLAN protocol processing to off-load many WLAN
functions from the main application CPU.
The 88MW300/302 application subsystem is powered by
an ARM Cortex-M4F CPU that operates up to 200 MHz.
The device supports an integrated 512 KB SRAM,
128 KB mask ROM, and a QSPI interface to external
Flash. An integrated Flash Controller with a 32 KB
SRAM cache enables eXecute In Place (XIP) support for
firmware from Flash.
The SoC is designed for low-power operation and
includes several low-power states and fast wake-up
times. Multiple power domains and clocks can be
individually shut down to save power. The SoC also has
a high-efficiency internal PA that can be operated in
low-power mode to save power. The microcontroller and
WLAN subsystems can be placed into low-power states,
independently, supporting a variety of application use
cases. An internal DC-DC regulator provides the 1.8V
rail for the WLAN subsystem.
The SoC provides a full array of peripheral interfaces
including SSP/SPI/I
2
S (3x), UART (3x), I
2
C (2x), General
Purpose Timers and PWM, ADC, DAC, Analog
Comparator, and GPIOs. It also includes a hardware
cryptographic engine, RTC, and Watchdog Timer. The
88MW302 includes a high speed USB On-The-Go
(OTG) interface to enable USB audio, video, and other
applications.
A complete set of digital and analog interfaces enable
direct interfacing for I/O avoiding the need for external
chips. The application CPU can be used to support
custom application development avoiding the need for
another microcontroller or processor.
Figure 1
shows an overall block diagram of the device.
