- 12 -
Copyright ©
LG Electronics. Inc. All rights reserved.
Only for training and service purposes.
2. Tuner + CI
MA
IN
SOC
A
C29
[T
P_DVB_C
LK]
A
C30
[T
P_DVB_SOP
]
A
B30
[T
P_DVB_V
AL
]
A
N31
[DM
D_A
DC_INP
]
A
N32
[DM
D_A
DC_INN
]
TUNER
[F
E_DEMOD1_T
S_ERROR_
TU
] 14
[F
E_DEMOD1_1_T
S_CL
K]
15
[F
E_DEMOD1_T
S_SYNC]
16
[F
E_DEMOD1_T
S_VA
L]
17
FE
_DEM
OD1_
TS
_D
AT
A[
0] 18
FE
_DEM
OD1_
TS
_D
AT
A[
1] 19
FE
_DEM
OD1_
TS
_D
AT
A[
2] 20
FE
_DEM
OD1_
TS
_D
AT
A[
3] 21
FE
_DEM
OD1_
TS
_D
AT
A[
4] 22
FE
_DEM
OD1_
TS
_D
AT
A[
5] 23
FE
_DEM
OD1_
TS
_D
AT
A[
6] 24
FE
_DEM
OD1_
TS
_D
AT
A[
7] 25
+1.2V_Demod_Core
[+3.3V
_LNA
_T
U]
3
+3.3V_TUNER
[I2C_SCL5_
TU
] 1
[I2C_SDA
5_
TU
] 2
[IF_
AG
C_
TU
] 5
[/T
U_RESET
1_TU]
10
FIL
TE
R
FE
_D
EMOD
1_TS_CLK
FE
_D
EMOD
1_TS_SYN
C
FE
_D
EMOD
1_TS_V
AL
FE
_D
EMOD
1_TS_DAT
A
[0-7]
IF_P
IF_N
IF_A
GC
AD
C_I_INP
AD
C_I_INN
I2C_SCL5
I2C_SD
A5
33
ȳ
/TU_RESET1
A
H25[SCL5]
A
H26[SDA
5]
A
K14
[GPI
O26]
AL
31[I
F_A
GC]
FE
_DEM
OD1_
TS
_ERROR
[+3.3V
_T
UNER]
11
[D_Demod_Core]
13
[IF_
P]
7
[IF_N]
8
A
B28
[T
P_DVB_D
AT
A0
]
A
C28
[T
P_DVB_D
AT
A1
]
A
D28
[T
P_DVB_D
AT
A2
]
A
D29
[T
P_DVB_D
AT
A3
]
AE
29
[T
P_DVB_D
AT
A4
]
AE
30
[T
P_DVB_D
AT
A5
]
AF
29
[T
P_DVB_D
AT
A6
]
AF
30
[T
P_DVB_D
AT
A7
]
+3.3V_TUNER
1.2K
ȳ
33
ȳ
TP
O_DA
TA[0-7]
CI_IN_TS_D
ATA[
0-
7]
CI Slot
100
ȳ
TP
I_DA
TA
[0-7]
CI_TS_DA
TA[0-7]
/PCM_W
E
/PCM
_O
E
/PCM
_IRQ
A
/PCM_REG
PCM_INPA
CK
/PCM
_W
AI
T
PCM_RESET
CI_TS_DA
TA[0-7]
CI_A
DDR[0-14]
/PCM
_IOR
D
/PCM
_IOW
R
/PCM
_C
E1
.2
CI_TS_VA
L
/CI_CD1,2
CI 5V
Po
wer
detect
PCM_5V_CTL
+5V_CI_ON
CI_IN_TS_S
YN
C
CI_IN_TS_V
AL
CI_IN_TS_CLK
[T
PO_D
AT
A[
0~7]
CI
_I
N_T
S_DA
TA
[0-7]
[T
PI
_D
AT
A
0~7]
CI
_T
S_DA
TA
[0~7
]
/C
I_
CD1,2
C23[C
AM
_CD1_N
]
B23[C
AM
_CD2_N
]
CI
_T
S_VA
L
G28[
TP
I_
VA
L]
B25[C
AM
_CE1_N
]
B26[C
AM
_CE2_N
]
/PCM
_CE1.2
10K
ȳ
B29
[E
B_BE_N1]
E28
[E
B_EB_N0]
/PCM
_I
OWR
/PCM
_I
ORD
[E
B_A
DDR_0~14]
[E
B_D
AT
A
_0~7]
CI
_A
DDR[0-14
]
CI
_D
AT
[0-7]
A2
4[CA
M_
RE
SE
T]
C24[C
AM
_W
AI
T_
N]
A
25[CA
M_
REG_N]
B24[C
AM
_I
REQ_N]
A3
2 [EB_OE_N]
D28
[E
B_WE_N]
P30
[T
PO_C
LK]
P29
[T
PO_V
AL
]
N29
[T
PO_SOP
]
CI
_I
N_T
S_CL
K
CI
_I
N_T
S_VA
L
CI
_I
N_T
S_SYNC
PCM_RESET
/PCM
_W
AI
T
PCM_
IN
PA
CK
/PCM
_REG
/PCM
_I
RQ
A
/PCM
_OE
/PCM
_WE
VCC
C25
[C
AM
_VCCEN_N]
+5V_CI_ON
+3.3V_NORM
AL
47K
ȳ