THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
BCM3556 AUD_IN/LVDS
2009.06.18
BCM (EUROBBTV)
CI_OUTDATA[6]
CI_OUTDATA[7]
CI_OUTVALID
CI_OUTSTART
CI_OUTDATA[1]
CI_OUTDATA[2]
CI_OUTDATA[0]
CI_OUTDATA[3]
CI_OUTDATA[4]
CI_OUTDATA[5]
54MHz_XTAL_N
54MHz_XTAL_P
L202
BLM18PG121SN1D
C213
0.01uF
A3.3V
A2.5V
C219
0.1uF
C214
0.1uF
R220
560
A1.2V
C215
0.1uF
C223
0.1uF
+3.3V_NORMAL
R201
1.5K
R200
1.5K
L200
BLM18PG121SN1D
A2.5V
C
2
0
9
0
.
1
u
F
R209
3.9K
C201
100pF
R210
120
A1.2V
C
2
0
7
0
.
1
u
F
C
2
0
3
0
.
1
u
F
C
2
0
2
0
.
1
u
F
A3.3V
R218
240
R219
1K
C222
0.1uF
A2.5V
C
2
9
5
0
.
1
u
F
A2.5V
A1.2V
C
2
3
6
0
.
1
u
F
C
2
3
9
0
.
1
u
F
A1.2V
C
2
0
1
2
0
.
1
u
F
54MHz_XTAL_P
002:I2
C
2
5
1
0
.
1
u
F
54MHz_XTAL_N
002:I1
A2.5V
A1.2V
L203
BLM18PG121SN1D
C233
0.1uF
+3.3V_NORMAL
A2.5V
+3.3V_NORMAL
C234
0.1uF
SYS_RESETb
001:A6;001:B7
L204
BLM18PG121SN1D
A1.2V
A1.2V
L207
BLM18PG121SN1D
C
2
3
7
0
.
1
u
F
R222
1K
R262
1K
R221
4.7K
L211
BLM18PG121SN1D
LVDS_TX_0_DATA3_P013:F7;035:AK14
LVDS_TX_0_DATA0_P013:E7;035:AK11
LVDS_TX_1_DATA3_N013:E7;035:AK19
LVDS_TX_1_DATA1_P013:E7;035:AK16
LVDS_TX_0_DATA1_N013:E7;035:AK12
LVDS_TX_0_DATA1_P013:E7;035:AK11
LVDS_TX_1_CLK_P
013:E7;035:AK18
LVDS_TX_0_DATA2_N013:F7;035:AK12
LVDS_TX_1_CLK_N
013:E7;035:AK18
LVDS_TX_0_DATA4_P013:F7;035:AK14
LVDS_TX_1_DATA4_P013:E7;035:AK19
LVDS_TX_0_DATA2_P013:F7;035:AK12
LVDS_TX_1_DATA3_P013:E7;035:AK19
LVDS_TX_0_CLK_N
013:E7;035:AK13
LVDS_TX_0_DATA4_N013:F7;035:AK15
LVDS_TX_0_CLK_P
013:E7;035:AK13
LVDS_TX_1_DATA4_N013:E7;035:AK20
LVDS_TX_1_DATA1_N013:E7;035:AK17
LVDS_TX_0_DATA3_N013:F7;035:AK14
LVDS_TX_1_DATA0_N013:E7;035:AK16
LVDS_TX_1_DATA0_P013:E7;035:AK16
LVDS_TX_1_DATA2_P013:E7;035:AK17
LVDS_TX_1_DATA2_N013:E7;035:AK17
LVDS_TX_0_DATA0_N013:E7;035:AK11
SC1_LR_INCM
002:J7
REAR_AV_LR_INCM
002:J6
R233
51
R231
51
R230
51
R234
51
R229
51
R232
51
COMP2_LR_INCM
002:J6
SC1_L_IN
041:B5
R228
51
PC_LR_INCM
002:J7
PC_R_IN
009:I3
SC1_R_IN
041:B5
PC_L_IN
009:I3
R215
51
C
2
3
8
0
.
1
u
F
D3.3V
R235
2.7K
P200
TJC2508-4A
1
2
3
4
A1.2V
R240
390
OPT
R243
604
L208
1008LS-272XJLC
C257
33pF
R212
22
R211
22
C229
12pF
C230
12pF
X903
54MHz
2
1
3
R245
34
R251
34
COMP2_VID_INCM
TU_CVBS_INCM
003:A3
R257
5.1
R256
5.1
B_VID_INCM
003:A5
R258
5.1
R259
5.1
R252
5.1
C2016
0.1uF
C2015
0.1uF
C258
0.1uF
R250
34
C262
0.1uF
R_VID_INCM
003:A5
R248
34
R244
34
REAR_AV_LR_INCM
002:C6
C264
0.1uF
R246
34
R247
34
C261
0.1uF
SIDE_AV_LR_INCM
002:C6
C2019
0.1uF
COMP2_LR_INCM
002:C6
G_VID_INCM
003:A5
PC_LR_INCM
002:C6
REAR_AV_CVBS_INCM
003:A3
C2014
0.15uF
C2024
0.15uF
C265
0.15uF
C2022
0.15uF
C269
0.15uF
EPHY_TDN
EPHY_TDP
A2.5V
A1.2V
EPHY_RDP
C244
0.1uF
16V
L210
BLM18PG121SN1D
C247
0.1uF
C2020
0.1uF
EPHY_RDN
L209
BLM18PG121SN1D
L212
BLM18PG121SN1D
CI_OUTDATA[0-7],CI_OUTSTART,CI_OUTVALID
045:V14
CI_A[14]
SC1_CVBS_INCM 003:A3
C2011
0.1uF
R260
34
SIDE_AV_CVBS_INCM 003:A3
R261
34
C2023
0.1uF
FE_TS_DATA_CLK
FE_TS_SERIAL
FE_TS_SYNC
TU_SIF_INCM
003:A3
SC1_LR_INCM
002:C6
SC1_RGB_INCM
003:A4
R249
1K
R204
51
R214
51
BT_DP
BT_DM
SIDE_USB_DM
SIDE_USB_DP
COMP2_L_IN
COMP2_R_IN
DTV/MNT_V_OUT
REAR_AV_R_IN
041:B5
REAR_AV_L_IN
041:B5
SIDE_AV_LR_INCM
002:J6
SIDE_AV_L_IN
041:B5
SIDE_AV_R_IN
041:B5
C212
4.7uF
C2028
4.7uF
C208
4.7uF
C2026
4.7uF
C2021
4.7uF
C2018
4.7uF
C217
10uF
C228
10uF
OPT
C242
4.7uF
C2013
4.7uF
C235
4.7uF
C241
4.7uF
C240
4.7uF
C231
10uF
C270
0.47uF
C271
0.47uF
C2025
0.47uF
C2010
0.47uF
C2017
0.47uF
TP4021
TP4022
TP4023
R236
0
R237
0
R224
2.7K
OPT
R225
2.7K
OPT
R227
2.7K
R226
2.7K
C224
0.015uF
C226
0.015uF
C210
0.015uF
C206
0.015uF
C232
0.015uF
C220
0.015uF
C225
0.015uF
C221
0.015uF
C211
0.015uF
C227
0.015uF
C298
0.047uF
C279
0.047uF
C277
0.047uF
C253
0.047uF
C256
0.047uF
C254
0.047uF
C2027
0.047uF
C296
0.047uF
C299
0.047uF
C252
0.047uF
R264
0
R265
0
R266
2.7K
R238
75
1%
IC100
LGE3556C (C0 VERSION)
PKT0_CLK
D23
PKT0_DATA
C24
PKT0_SYNC
B26
RMX0_CLK
A25
RMX0_DATA
B25
RMX0_SYNC
A26
POD2CHIP_MCLKI
G23
POD2CHIP_MDI0
D25
POD2CHIP_MDI1
D24
POD2CHIP_MDI2
C25
POD2CHIP_MDI3
E27
POD2CHIP_MDI4
E26
POD2CHIP_MDI5
D28
POD2CHIP_MDI6
D27
POD2CHIP_MDI7
D26
POD2CHIP_MISTRT
E23
POD2CHIP_MIVAL
E24
CHIP2POD_MCLKO
F25
CHIP2POD_MDO0
C27
CHIP2POD_MDO1
C26
CHIP2POD_MDO2
B28
CHIP2POD_MDO3
B27
CHIP2POD_MDO4
A27
CHIP2POD_MDO5
F24
CHIP2POD_MDO6
F23
CHIP2POD_MDO7
E25
CHIP2POD_MOSTRT
C28
CHIP2POD_MOVAL
A28
VDAC_AVDD2P5
AC18
VDAC_AVDD1P2
AF20
VDAC_AVDD3P3_1
AG20
VDAC_AVDD3P3_2
AG21
VDAC_AVSS_1
AF19
VDAC_AVSS_2
AD20
VDAC_AVSS_3
AE20
VDAC_RBIAS
AH22
VDAC_1
AH20
VDAC_2
AG19
VDAC_VREG
AH21
BSC_S_SCL
M25
BSC_S_SDA
M24
USB_AVSS_1
R6
USB_AVSS_2
T6
USB_AVSS_3
R7
USB_AVSS_4
T7
USB_AVSS_5
T8
USB_AVDD1P2
R3
USB_AVDD1P2PLL
U3
USB_AVDD2P5
T4
USB_AVDD2P5REF
T3
USB_AVDD3P3
R4
USB_RREF
U4
USB_DM1
V1
USB_DP1
V2
USB_DM2
U1
USB_DP2
U2
USB_MONCDR
T5
USB_MONPLL
R5
USB_PWRFLT_1
R1
USB_PWRFLT_2
R2
USB_PWRON_1
T2
USB_PWRON_2
T1
EPHY_VREF
P6
EPHY_RDAC
P5
EPHY_RDN
P3
EPHY_RDP
P2
EPHY_TDN
N3
EPHY_TDP
N2
EPHY_AVDD1P2
P1
EPHY_AVDD2P5
P4
EPHY_PLL_VDD1P2
N4
EPHY_AGND_1
N1
EPHY_AGND_2
N5
EPHY_AGND_3
P7
AUDMX_LEFT1
AE6
AUDMX_RIGHT1
AD7
AUDMX_INCM1
AF6
AUDMX_LEFT2
AH4
AUDMX_RIGHT2
AG5
AUDMX_INCM2
AG4
AUDMX_LEFT3
AG6
AUDMX_RIGHT3
AF7
AUDMX_INCM3
AE7
AUDMX_LEFT4
AH5
AUDMX_RIGHT4
AG7
AUDMX_INCM4
AH6
AUDMX_LEFT5
AD8
AUDMX_RIGHT5
AF8
AUDMX_INCM5
AE8
AUDMX_LEFT6
AH7
AUDMX_RIGHT6
AH8
AUDMX_INCM6
AG8
AUDMX_AVSS_1
AF5
AUDMX_AVSS_2
AB9
AUDMX_AVSS_3
AA10
AUDMX_AVSS_4
AB10
AUDMX_AVSS_5
AA11
AUDMX_AVSS_6
AB11
AUDMX_LDO_CAP
AC8
AUDMX_AVDD2P5
AE5
LVDS_TX_0_DATA0_P
B4
LVDS_TX_0_DATA0_N
A4
LVDS_TX_0_DATA1_P
C6
LVDS_TX_0_DATA1_N
B6
LVDS_TX_0_DATA2_P
B3
LVDS_TX_0_DATA2_N
A3
LVDS_TX_0_DATA3_P
A1
LVDS_TX_0_DATA3_N
A2
LVDS_TX_0_DATA4_P
D5
LVDS_TX_0_DATA4_N
D6
LVDS_TX_0_CLK_P
C5
LVDS_TX_0_CLK_N
B5
LVDS_TX_1_DATA0_P
B1
LVDS_TX_1_DATA0_N
B2
LVDS_TX_1_DATA1_P
C2
LVDS_TX_1_DATA1_N
C3
LVDS_TX_1_DATA2_P
D1
LVDS_TX_1_DATA2_N
D2
LVDS_TX_1_DATA3_P
E1
LVDS_TX_1_DATA3_N
E2
LVDS_TX_1_DATA4_P
E3
LVDS_TX_1_DATA4_N
E4
LVDS_TX_1_CLK_P
D3
LVDS_TX_1_CLK_N
D4
LVDS_PLL_VREG
F5
LVDS_TX_AVDDC1P2
F1
LVDS_TX_AVDD2P5_1
F4
LVDS_TX_AVDD2P5_2
F2
LVDS_TX_AVSS_1
C1
LVDS_TX_AVSS_2
F3
LVDS_TX_AVSS_3
C4
LVDS_TX_AVSS_4
A5
LVDS_TX_AVSS_5
E5
LVDS_TX_AVSS_6
E6
LVDS_TX_AVSS_7
D7
LVDS_TX_AVSS_8
E7
LVDS_TX_AVSS_9
F7
LVDS_TX_AVSS_10
G7
LVDS_TX_AVSS_11
H7
CLK54_AVDD1P2
AD27
CLK54_AVDD2P5
AD28
CLK54_AVSS
AD26
CLK54_XTAL_N
AC26
CLK54_XTAL_P
AC27
CLK54_MONITOR
AE25
PM_OVERRIDE
Y23
VCXO_AGND_1
AA23
VCXO_AGND_2
AB24
VCXO_AGND_3
AC24
VCXO_AVDD1P2
AF25
VCXO_PLL_AUDIO_TESTOUT
AF24
RESET_OUTB
P24
RESETB
F6
NMIB
N24
TMODE_0
J5
TMODE_1
J4
TMODE_2
J6
TMODE_3
J3
SPI_S_MISO
V25
POR_OTP_VDD2P5
AH3
POR_VDD1P2
AB8
EJTAG_TCK
H4
EJTAG_TDI
H3
EJTAG_TDO
H2
EJTAG_TMS
H1
EJTAG_TRSTB
G1
EJTAG_CE0
H6
EJTAG_CE1
H5
PLL_MAIN_AVDD1P2
AB26
PLL_MAIN_AGND
AC25
PLL_MAIN_MIPS_EREF_TESTOUT
AB27
PLL_RAP_AVD_TESTOUT
M6
PLL_RAP_AVD_AVDD1P2
N6
PLL_RAP_AVD_AGND
N7
BYP_CPU_CLK
AA24
BYP_DS_CLK
Y24
BYP_SYS216_CLK
AE24
BYP_SYS175_CLK
AD25
2
Route INCM between associated
left and right signals of same channel
The INCM trace ends at the
same point where the connector
ground connects to the board ground
(thru-hole connector pin).
Place test points, resistors
near audio connector.
Connect the other side of
the resistor to GND as close
as possible to the ground
connection of the associated
audio connector.
54MHz X-TAL
R220 : BCM recommened resistor 562 ohm
BROAD BAND STUDIO
When usding FUNDMENTAl then series R = 0 ohm and CL = 8 pF
When usding Dip-type X-tal then series R = 22 ohm and CL = 12 pF
VIDEO INCM
PLACE NEAR BCM CHIP
AUDIO INCM
PLACE NEAR BCM CHIP
PLACE NEAR Jacks
Route Between SC2_L_IN & SC2_R_IN
Route Between AV1_L_IN & AV1_R_IN
Route Between COMP1_L_IN & COMP1_R_IN
Route Between SC1_L_IN & SC1_R_IN
Route Between PC_L_IN & PC_R_IN
Near J1501
Near J1600
Near J1603
Near J1500
Near J1602
Near Q1705
Near J1500
Near J1603
Near P1600
Near Q1704
Near J1501
Near J1500
Route Along With TUNER_SIF_IF_N
Run Along TUNER_CVBS_IF_P Trace
Run Along SC1_R,SC_G,SC_B Trace
Run Along COMP_Y_IN,COMP_Pr_IN,COMP_Pb_IN Trace
Run Along DSUB_R Trace
Run Along DSUB_G Trace
Run Along DSUB_B Trace
Run Along SC1_CVBS_IN Trace
Run Along SC2_CVBS_IN Trace
TP is Necessory
Copyright © 2010 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
Summary of Contents for 42LE7300
Page 40: ......
