MachXO5-NX Development Board
Preliminary Evaluation Board User Guide
© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
18
FPGA-EB-02052-0.90
6.
SGMII Ethernet Connections
This section describes the MachXO5-NX Development Board SGMII application for Ethernet connections.
Table 6.1. SGMII Ethernet PHY Connections
U7 Pin Number
U7 Signal Name
Net Name
MachXO5-25 Ball Location
Application Notes
1
TD_P_A
SGMII_MD0_P
—
To RJ45
2
TD_M_A
SGMII_MD0_N
—
To RJ45
3
VDDA2P5
+2.5V
—
2.5 V Power
4
TD_P_B
SGMII_MD1_P
—
To RJ45
5
TD_M_B
SGMII_MD1_N
—
To RJ45
6
VDD1P0
VCCA_1V_PHY
—
1.0 V Power
7
TD_P_C
SGMII_MD2_P
—
To RJ45
8
TD_M_C
SGMII_MD2_N
—
To RJ45
9
VDDA2P5
+2.5V
—
2.5 V Power
10
TD_P_D
SGMII_MD3_P
—
To RJ45
11
TD_M_D
SGMII_MD3_P
—
To RJ45
12
RBIAS
—
—
Pull down to GND
13
VDDA1P8
SGMII_PHY_D1V8
—
1.8 V Power
14
XO
SGMII_XO
—
25 MHz Crystal Output
15
XI
SGMII_XI
—
25 MHz Crystal Input
16
MDC
SGMII_MDIO_CLK
U1
Optional pull up to
VDDIO
17
MDIO
SGMII_MDIO_DATA
U2
Pull up to VDDIO
18
CLK_OUT
SGMII_CLK_OUT
T7
With 22 Ω debounce
resistor
19
VDDIO
SGMII_VDDIO
—
VCCIO7 selectable
20
JTAG_CLK
—
—
Pull down to GND
21
JTAG_TDO
—
—
Pull up to VDDIO
22
JTAG_TMS
—
—
Pull up to VDDIO
23
JTAG_TDI
—
—
Pull up to VDDIO
24
VDD1P0
VCCA_1V_PHY
—
1.0 V Power
25
TX_D3
—
—
Pull down to GND
26
TX_D2
—
—
Pull down to GND
27
TX_D1/SGMII_SIP
SGMII_PHY_SIP
N8
0.1 µF AC coupling
28
TX_D0/SGMII_SIN
SGMII_PHY_SIN
P8
0.1 µF AC coupling
29
GTX_CLK
—
—
Pull down to GND
30
VDDIO
SGMII_VDDIO
—
VCCIO7 selectable
31
VDD1P0
VCCA_1V_PHY
—
1.0 V Power
32
RX_CLK
—
—
—
33
RX_D0/SGMII_COP
SGMII_PHY_COP
U9
0.1 µF AC coupling
34
RX_D1/SGMII_CON
SGMII_PHY_CON
V9
0.1 µF AC coupling
35
RX_D2/SGMII_SOP
SGMII_PHY_SOP
N9
0.1 µF AC coupling
36
RX_D3/SGMII_SON
SGMII_PHY_SON
P9
0.1 µF AC coupling
37
TX_CTRL
—
—
Pull down to GND
38
RX_CTRL
—
—
—
39
GPIO_0
—
—
Pull down to GND
40
GPIO_1
—
—
Pull down to GND
41
VDDIO
SGMII_VDDIO
—
VCCIO7 selectable
42
VDD1P0
VCCA_1V_PHY
—
1.0 V Power
Summary of Contents for MachXO5-NX Development Kit
Page 63: ......
Page 64: ...www latticesemi com...