![Kontron mITX-SKL-H User Manual Download Page 89](http://html1.mh-extra.com/html/kontron/mitx-skl-h/mitx-skl-h_user-manual_1996493089.webp)
mITX-SKL-H – User Guide, Rev.1.1
www.kontron.com
// 89
Function
Second level Sub-screen / Description
Wake on WLAN
and BT Enable>
Enable/disable PCI express wireless LAN and Bluetooth to wake the system.
Disable DSX
ACPRESET
PullDown>
Disable PCH internal ACPRESENT pulldown when DeepSx or G3 exit
CLKRUN#
Logic>
Enable CLKRUN# logic to stop PCI clocks
Serial IRQ
Mode>
Configures serial IRQ mode
Port 61h Bit-4
Emulation>
Emulates Port 61h bit-4 toggling in SMM
State After G3>
Specifies state to go to when power is re-applied after power failure (G3 State)
Port 80h
Redirection>
Controls where port 80h cycles are sent
Enhanced Port
80 h LPC
Decoding>
Supports word/dword decoding of port 80h behind LPC
Compatibility
Revision ID>
Enable/disable PCH compatibility revision ID feature
PCH Cross
Throttling>
Enable/disable PCH cross throttling feature
Note: Only ULT supports this feature.
Disable Energy
Reporting>
Enables/disables PCH energy reporting feature
Note: SET to disabled. This feature is only for test purposes.
Enable TCO
Timer>
Enable/disable TCO timer
If disabled, PCH ACPI timer is disabled and stops TCO timer.
PCIe PLL SSC>
Selects the PCIe PLL SSC percentage (Range: 0.0 % - 2.0 %)
Auto keeps hardware default, no BIOS override.
Unlock PCH
P2SB>
Unlock PCH P2SB SBI and configuration space by PSF
PMC Read
Disable>
Enable/disable this test feature for PMC XRAM read
Flash
Protection
Range
Registers>
Enable/disable flash protection range registers(FPRR)
SPD Write
Disable>
Enable/disable the setting for SPD write disable. For security, recommendations SPD write disable
bit must be set.
ChipsetInit HECI
Message>
Enable/disable ChipsetInit HECI message
Bypass
ChipsetInit Sync
Reset>
Sets this option to skip ChipsetInit sync reset