KONTRON
Appendix B: BIOS Operation
58
coolMONSTER/S User’s Guide
25.3.5.
Advanced Chipset Control Submenu
Feature
Option
Description
AT bus clock frequency
7.159 MHZ
PCICLK/4
PCICLK/3
Allows selection of ISA
bus clock frequency.
NOTE: Some ISA devices might not
work at PCICLK/3 (11 MHz)!
CAS Latency
3T
2T
Controls SDRAM CAS latency.
DRAM Timing
Slow
Normal
Fast
Controls the general DRAM timing.
NOTE: Memory modules that are of
poor quality can cause problems
with fast timing!
SDRAM Burst X-1-1-1-
1-1-1-1
Disabled
Enabled
Enables SDRAM burst cycles for
higher system performance.
Pipe Function
Disabled
Enabled
Enables the asserting of NA (Next
Address) when the cycle is a L2
access cycle.
Passive Release
Disabled
Enabled
Enables more efficient ISA Bus
master cycles to PCI.
Delay Transaction
Disabled
Enabled
Latches PCI-to-ISA cycles into buffer
to free the PCI bus. DO NOT
ENABLE IF PASSIVE RELEASE IS
ENABLED!
ISA Master Line Buffer
Disabled
Enabled
Enables ISA master line buffer to
enhance performance.
DMA Line Buffer
Disabled
Enabled
Enables DMA line buffer to enhance
performance.
PCI to ISA Posted Write
Buffer
Disabled
Enabled
Enables PCI to ISA posted write
buffer.
Graphics Aperture
16 MB, 32 MB,
64 MB
,
128 MB, 256 MB
Select size of AGP graphics
aperture. In most cases, half of the
system memory size
is the best choice.
VGA Frame Buffer
Disabled
Enabled
Enables burst PCI cycles for VGA
fixed frame buffer at
A0000h – BFFFFh.
Data Merge
Disabled
Enabled
If enabled, only the words which
address are consecutive linear can
be merged into one line.
Parity Check (*)
Disabled
Enabled
When Enabled, system issues NMI
to CPU on SERR, IOCHK and PCI
bus parity error.
Note
: In the Option column, bold represents default settings.
(*) Available since BIOS version LEU3R111.
StockCheck.com
