background image

Summary of Contents for DAS-40 Series

Page 1: ...DAS 40 Keithley Data Acquisition Keithley MetraBytdAsyst...

Page 2: ...0 0 0...

Page 3: ...for the DAS 40Gl DAS 40G2 A D D A Data Acquisition Boards Copyright December 1992 KEITHLEY DATA ACQUISITION Kelthley MetraBytelAsyst 440 MYLES STANDISH BLVD Taunton MA 02780 TEL 508 880 3000 FAX 509 8...

Page 4: ...t Is found to be defoctlvc within the wiu mnty pcrlod till at the option al Keithley Data Acquisition bc rcpalrcd or rcplaccd IhIs warranty dots not apply to products damagud by improper use Warning K...

Page 5: ...Call Modes 3 6 Default Configuration 3 7 Accommodating Multiple DAS 40s In A Single System CHAPTER 4 CALL MODES 4 1 MODE 0 Query Configuration For An Installed DAS 40 4 2 MODE 1 Specify Buffer s Conv...

Page 6: ...a Register ADDAT 5 5 D A Control Status Register DACSR 5 6 D A Data Register DADAT 5 7 DIO Data Register DIODAT 5 8 Supervisory Control Status Register SUPCSR 5 9 Pacer Clock Register TMRCTR CHAPTER 6...

Page 7: ...er may be selected for gating the conversions A D and D A The A D and D A converters can opcratc simultaneously at the sameclock speed or the D A subsystem can opcratc in single conversion mode while...

Page 8: ...nect the input signal lint to a HI High or L Low terminal HI0 through H17 or LO8 through LJ5 For single ondcd mcasurcmcnts the HI and L prefixes on TBl and TB2 have no significance Connect the analog...

Page 9: ...isk rcfcr to the subsection below entitled Hard DriveMachines To copy to another diskette in a single floppy drive machine with hard disk 1 Turn on power to your computer and display 2 After system bo...

Page 10: ...mkdir D40 followed by Enter Change to the DAS 40 directory by typing CD D40 followed by Enter 3 Place the Distribution diskette into Floppy Drive A and type A When the prompt chnngcs from C to A type...

Page 11: ...e 2 l shows switch and jumper locations for thcsc settings Figure 2 1 Switch and jumper locations Note that R21 Is not present on the Board s G2 verslon lncludcd in the Distribution Software is the ut...

Page 12: ...D0 LO 3DF 3E0to 3E7 3F0to 3F7 3F8to 3FF LPTI SDLC comm Binary comm 2 Binary comm I Mono dsp LPTI RCSWVCd Color bmphics RCSClVCd Floppy disk COMI DMA Channel The DAS 40 allows you to sclcct DMA transfe...

Page 13: ...e used by any other board in the PC In a PC using Multiple DAS 40 boards each board must be set to a different Interrupt Level A board that needs no Interrupt should be set to disable its Interrupts A...

Page 14: ...POSITION CODING s3 StraightBinary Unipolar On Offset Binary Sip u On 2 sComplement Bipolar Off FactoryConfiguration Single Ended Differential Inputs The DAS 40 is switch sclcctable for either Single...

Page 15: ...cedures 2 5 HARDWARE INSTALLATION Single Ended vs Differential Connections SingleEnded configuration of the DAS 40 allows 16channels to bc made available for analog signals while Differential configur...

Page 16: ...ectricity from your body 5 Make sure the board switches have becn properly set refer to the prcccding section 6 Align the board connector with the desired accessory slot and with the corresponding rea...

Page 17: ...Out DAC 1GND DGND DGND DIO Port0 Bit 0 DIO Port0 Bit 1 DIO Port 0 Bit 2 DIO Port0 Bit 3 DGND DIO Port0 Bit 4 DIO Port0 Bit 6 DIO Port0 Bit 5 DIO Port0 Bit 7 DGND DIO Port I Bit 0 DIO Port I Bit 1 DlOP...

Page 18: ...DAS 40 USER GUIDE 2 10...

Page 19: ...pports data collection using DMA from an external clock source or the DAS40 internal timer Note that BASIC has no DMA prowssing functions background data collection is available only by using the CALL...

Page 20: ...bits and the mode number where the error occurred in the most significant eight bits Therefore to extract the error number FLAG must be ANDcd with 255 OFFH Also note that D O must be previously dimcn...

Page 21: ...EK HSlO find BASIC s segment 130 SG SG 49152 16 Find segment above BASIC 140 DEF SEG SG SG load location 150 BLOAD DAS40 BIN 0 for the BIN Note that the details of the DEF SEGstatement are complicated...

Page 22: ...EXE As executable files both arc self loading Loading and unloading may be performed from the DOS command line At the DOS command line type the following VIPARSE followed by MDAS40 lCO file0 ICI file...

Page 23: ...rive and path specification For example CONFIG C DAS IO CARDO CFG If the specified file does not exist the default Factory Configuration is displayed otherwise the contents of the file are shown If th...

Page 24: ...ADC DAC DMA transfer status Setup for Digital Input Output Input Byte Word Set Query current DA 0 Card number Terminate Current DMA transfer A D In or D A Out Output Byte Word Tag channel numbers to...

Page 25: ...identical to the Factory Configuration of the first board except for the following BASE ADDRESS 250H DMA CHANNEL A 7 DMA CHANNEL 8 NONE INTERRUPT LEVEL 10 To override the factory settings use the Cl s...

Page 26: ...DAS 40 USER GUIDE cl 3 8...

Page 27: ...ypical program in BASIC CALLing MODE 3 you might use thcsc arguments to initialize MD and D O asfollows MD 3 Specify the MODE number D O 0 Specify a starting channel number D l 12 Specify an ending ch...

Page 28: ...tail The Pacer Clock defaults to 40KHz and the Digital I O Ports assume DIO Configuration Code 0 fol word input MODE 0 Parameters D O Card to initialize 0 or 1 MODE 0 Returns D O The Card s BaseAddres...

Page 29: ...olute address or 3 Specify the address of a user array Method 1 is preferred while methods 2 and 3 are not recommended Example using Method 1 100 ALLOCATE A MFMORY BUFFER 110 ND 18 120 D O ASAMPLES DE...

Page 30: ...SSTATIC PASS BUFFER PARAMETERSTO MD l D O VARPTR B FFA 0 D l VARSEG B FFA 0 D 2 10000 No 1 B F A OFFSET BUF A SEGMENT B F A SAMPLES D 3 0 CALL DAS40 MD D FLAG 4 3 MODE 2 SETUP AN A D OR D A DMA OPERAT...

Page 31: ...VARPTR CHAN O 670 D l 1 680 D 2 VARPTR GAIN O 690 D 3 1 700 D 4 8 710 D 5 0 720 D i6j 0 730 D 7 0 740 D i8j 0 750 CALL DAS40 MD D O FLAG OFFSET TO CHANNEL Y FLAG TO USE DEFAULT DATA SEGMENT OFFSET TO...

Page 32: ...l number for both the Start and the Stop channel MODE 3 Returns No rctums 4 5 MODE 4 START A D CONVERSIONS TRANSFER VIA DMA Mode 4 begins the A D conversions and the transfer to memory via DMA accordi...

Page 33: ...u must USC MODE 9 to determine when the data conversion s and transfer s arc completed When Internal trigger is specified in the last Mode 2 call then this operation begins immediately II External tri...

Page 34: ...E Gl G2 0 1 I 1 10 2 2 100 4 3 500 8 MODE 7 Returns D O Digital Conversion value 0 4095 D l Channel Gain 0 3 4 9 MODE 8 DO ONE D A CONVERSION Mode 8 performs one D A conversion on the specified DAC ch...

Page 35: ...O 1 if DMA is currently active 0 otherwise D l 0 if DMA channel A is being used 1 if DMA Channel B D 2 0 if Data integrity is OK 1 if Data Lost condition D 3 Number of conversions completed 4 11 MODE...

Page 36: ...your system MODE 72 Parameters D O 0 or 1 to sclcct an active card or other to query current active card MODE 12 Returns D O Current Active Card 0 or 1 4 14 MODE 13 TERMINATE CURRENT DMA OPERATION Thi...

Page 37: ...quires an identical setup MODE 16 however performs a block scan one conversion from each channel specified each time a trigger is detected Once a Block Scan is triggered the time between conversions i...

Page 38: ...nsfer D 5 Index of first sample to transfer D 6 Address Offset of destination Gain array optional D 7 Address Segment of destination Gain array optional D 8 Address Offset of destination Channel array...

Page 39: ...ER OFFSET TO DEST GAIN ARRAY SEGMENT TO DEST GAIN ARRAY OFFSET TO DEET CHANNEL Y SEGMENT TO DEST CHANNEL Y _ D 9 VABSEG CBUF O CALL BASDAS4O MD D O FLAtis Where AOFFSET and ASEGMENT comprise the addre...

Page 40: ...d QuickBASIC stand alone EXE programs however it can not be used from programs running within the QuickBASIC Integrated Environment When in the QB Environment QB controls all available DOS memory maki...

Page 41: ...is passed the Actual memory block address as returned by MODE 18in D 3 and D 4 SeeMODE 18for mow detail MODE 19 Parameters D O Actual Memory block address OFFSETas obtained through a previous call to...

Page 42: ...DAS 40 USER GUIDE u 4 16...

Page 43: ...ess for the ALXXR is jumper selectable over a range of 200 to 3E0 Hex in increments of 20 Hex All other register addresses are offsets of this address All registers are 16bits wide and word accessible...

Page 44: ...ion can begin l During a triggered scan when SCDN Bit 8 of the SUPCSR is clear re triggering the board causes the error Besure SCDN is set before triggering the next scan l Triggering the board during...

Page 45: ...6 Interrupt On A D Done IAAJDONE Bit 6 is Read Write Setting the A DDONE Bit 7 while Bit 6 is setcausesa CPU interrupt after completion of each conversion In DMA mode this bit enables DMAD Bit 15of th...

Page 46: ...set and clear under programmed control when LLE 1 They are random at power up and are unaffected by bus reset or board initialization 5 3 CHANNEL GAIN LIST CONTROL STATUS REGISTER CHANCES BASE 2 CHAN...

Page 47: ...sebits give the address of the next entry Bits 11 8clear during writes to the CHANCES They also clear on a bus rcsct or board initialization Blts 7 4 Reserved These bits are assigned During reads they...

Page 48: ...gn Extension Bits 12 15read back as zeroes in Binary UJnipolar and Offset Binary Bipolar Coding In 2 s Complement Coding these bits provide sign cxtcnsion for Bit 11 Bits 11 O Digital Data The DAS40...

Page 49: ...SUPCSR Bits 1440 Resewed Bits 10 14are unassigned They read back as 1s they do not respond to writes B t 9 V Channel Select YSEL Bit 9 isRead Write When SSEL Bit 8 is set Bit 9 determines whether the...

Page 50: ...he SUPCSR to be set which also causesa CPU interrupt In A D Clocked or A D Triggered ScanDMA Mode DACRDY can not interrupt the CPU You must therefore poll DACRDY to determine the state of the DAC Bit...

Page 51: ...ltaneously with the first clock internal or external after the second data word is written to the DADAT Refer to Appendix A for coding examples of Binary or Offset Binary The DACs do not respond to 2...

Page 52: ...TER SUPCSR BASE OCH SUl CSRisaRead Writeregisterforcon oloftheClodcSourceControl theDMAModeSelect and theInitializationBitsoftheDAS OBoard SUPCSR Register Map Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0...

Page 53: ...ause an interrupt Bit 14 setsand clears under programmed control It also clears on a reset or board initialization Bit 13 Clear DMA Done CLFtDh4ADNE Writing a 1 to Bit 13clears DMAD Bit 15 a 0 has no...

Page 54: ...ears only by writing a 1 to it Bit 9 Scan Done SCDN Bit 8 is Read Only When this bit is set it signifies completion of an A D scan and if the DMA Done bit is not set Bit 8 indicates that another scan...

Page 55: ...kes place on the previous multiplexer channel If multiplexer is not preloaded the first conversion is not valid Bit 4 setsunder programmed control and always reads asa 0 Blt 3 Sothvare Trlgger STRIG S...

Page 56: ...r both the PacerClock and the prescale When read TMRCTR gives the current count and prescale of the divider At overflow the divider and prescale are reloaded with the original values Bits 8 11 make up...

Page 57: ...1 8192 488 2813 1110 163 1 244 1406 1111 32168 122 0703 The resulting frequency is further divisible by the Counter Bits Bits O 7 Blts 7 O Counter Blts Bits 0 7are Read Write These bits are the divide...

Page 58: ...DAS 40 USER GUIDE 5 16...

Page 59: ...rcmcnts and adjustments This program is entitled DAMOCAL EXE and rcsidcs in your Distribution Software Equipment required for DAS4OCAL EXE is asfollows l Voltage Calibrator 5 or 6digit such as an Elec...

Page 60: ...DAS 40 USER GUIDE P P 6 2...

Page 61: ...00 Off Channel 100 McgOhms 50pF On Channel 100Megohms 120pF Bias Current lOOpA Common Mode Input Voltage fllV max Common Mode Rejection Ratio Gain 1 80dB at 6OHz 1 KOhm unbalanced Max Input Volts w o...

Page 62: ...f 1 or 10 400 s for Gain of 100or 500 G2 2 511s A D Conversion Time A D Converter Throughput Gl G2 2 5 s Gl 1W KHz for Gain of 1 50 Khz for Gain of 10 4 Khz for Gain of 100 2 5 KHz for Gain of 500 G2...

Page 63: ...or D A Dynamic Pertormance Settling Time to 0 01 of FSR Slew Rate D A Thermal Characteristics D A Zero Drift Gain Drift Monotonicity 2 dcglitched 0 to 5V Wnipolarf 0 to 1OVWnipolar 2 5V 5V ilOV Bipola...

Page 64: ...h Input Current Logical Low Input Current Termination Digital Outputs Fanout 30 LS TL loads Logic Family Logic High Output Voltage Logic LOWOutput Voltage Logic High Output Current Logic Low Output Cu...

Page 65: ...mination 22KOhm pull up to 5V 7 5 CLOCK Internal Clock RaseFrequency Prescalcr Range Divisor Range Frequency Range 4 00MHz O Ol Powers of 2 from 0 to 15 1 to 32 768 lntcger values 1 to 256 4 0 s 250KH...

Page 66: ...nterrupt jumper configurable to any of 5 irrtcrrupt lines 3 5 7 10 and15 15 AiDError D A Error A D Done DJARcady Trigger Error DMA Done 16bits Channels 5 6 or 7 switch sclcctcd 7 7 POWER REQUIREMENTS...

Page 67: ...Note that if you are submitting your equipment for repair under warranty you must furnish the invoice number and date of purchase When returning equipment for repair please include the following infor...

Page 68: ...DAS 40 USER GUIDE cl 0 2...

Page 69: ...convert an ADV into an analog voltage value for the output of an A D converter working with Binary or Offset Binary coding use the following equation Analog Voltage ADV l FSW4096 NFS I GAIN Where GAI...

Page 70: ...ODING l 2 4 8 FS 1LSB 07FF 9 9951v FS 2 LSBs 07FE li2FS 0400 l LSB 0001 0 om 1 LSB FFFF I 2 FS Fmo FS 1LSB F801 FS Fwo 9 9902V t5 oooov 4883mV o moov 4 883mV 5 caOQv 9 9951v 10 oooov t4 9976V t4 995lV...

Page 71: ...21mV 0 0800 o omv o oooov o oooov 1 LSB 07FF 4 883mV 2 44lmV 1 221mV lb FS 0400 5 cccov 2 5ooOV 1 25oov FS 1LSB OCQl 9 995IV 4 9976V 2 4988V FS CQCQ 1o oooov 5 oooov 2 5OOOV Table 5 12 Bit D A Unlpola...

Page 72: ...DAS 40 USER GUIDE P A 4...

Page 73: ...Hold Rcqucstl to the CPU asking it to relinquish control of the data and address busts As soon as the CPU is able within one machine cycle it responds by returning an HLDA Hold Acknowledge to LhcDMA...

Page 74: ...programmed Unlike the BaseAddress Register this register remains fixed throughout the DMA operation Each DMA Channel has it own Address Register asshown in the table below Word Count Register This reg...

Page 75: ...nd Word Count registers to their initial values the data transfers continue This mode continues indefinitely and must be terminated by the application program fDAS 40 Driver MODE 131 The progress of t...

Page 76: ...DAS 40 USER GUIDE B 4...

Page 77: ...t the MODE Call was successful The following list contains Error Code definitions and suggested actions Error 1 Function not supponed Meaning A request is made to a function not supported by the DAS40...

Page 78: ...on using MODE 13 and retry Error 7 A D subsystem not lnitlallzed Meaning An attempt to perform a A D operation without first initializing the A D subsystem Action Repcat the operation or use MODE 0 to...

Page 79: ...ranteed to be on a word boundary and therefore usable by the DMA controller Error 15 Digital input port not initlallzed Meaning An attempt to perform a Digital Input operation without first initializi...

Page 80: ...nel Gain array size specified in MODE 2 must be between 1 and 16inclusive Action Specify array size within valid range Error 25 Trigger source fiag must be 0 or 1 Meaning Trigger signal source must be...

Page 81: ...umber for MODE 8 Error 32 Unable to check DMA transfer status Meaning This error is issued from MODE 9 whcncvcr an attempt to intcrrogatr the DMA controller and or the DAS 40 for DMA transfer status f...

Page 82: ...Error 41 Drlver not initiailzed Meaning This error indicates that the DA 0 initialization via MODE 0 did not prcccde a Call for a higher MODE Action Call MODE 0 before calling any other MODE Error 42...

Page 83: ...peration This is typically a result of attempting to WC Mode 18from within the QB Integrated Environment Refer to Mode 18 for proper usage Error 255 DAS40 Device not found Meaning During board initial...

Page 84: ...DAS 40 USER GUIDE c 0...

Reviews: