REL0.2
Page 17 of 88
Zynq Ult MPSoC SBC Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
The Zynq Ult MPSoC SBC is compatible to ZU2CG, ZU3CG, ZU4CG, ZU5CG, ZU2EG, ZU3EG, ZU4EG, ZU5EG,
ZU4EV and ZU5EV MPSoC devices and feature comparison between these devices are shown below.
Figure 3: Zynq Ult MPSoC Devices Comparison
The Zynq Ult
MPSoC’s PS
has 78 dedicated I/O pins referred as MIO (Multiplexed I/O) for the PS peripheral
interfaces. These 78 MIO pins are divided into three banks (PS BANK500, 501 & 502) and each bank includes 26 device
pins. Since 78 MIO pins are not enough to support simultaneous use of all the peripherals supported by PS, there is
option in MPSoC to route most of the IO peripheral interfaces to PL Bank I/O pins referred as EMIO (Extended MIO).
Zynq Ult
MPSoC’s
PS Peripheral Pin mapping options between MIO & EMIO is shown below.
