![Intel Xeon Processor E5-2600 Monitoring Manual Download Page 91](http://html1.mh-extra.com/html/intel/xeon-processor-e5-2600/xeon-processor-e5-2600_monitoring-manual_2072022091.webp)
Reference Number: 327043-001
91
Intel® Xeon® Processor E5-2600 Product Family Uncore Performance Monitoring
Table 2-88. Q_Py_PCI_PMON_PKT_MATCH1 Registers
Field
Bits
HW
Reset
Val
Description
---
31:20
0x0
Reserved; Must write to 0 else behavior is undefined.
RDS
19:16
0x0
Response Data State (valid when MC == DRS and Opcode == 0x0-
2). Bit settings are mutually exclusive.
b1000 - Modified
b0100 - Exclusive
b0010 - Shared
b0001 - Forwarding
b0000 - Invalid (Non-Coherent)
---
15:4
0x0
Reserved; Must write to 0 else behavior is undefined.
RNID_3_0
3:0
0x0
Remote Node ID(3:0 - Leat Significant Bits)
Table 2-89. Q_Py_PCI_PMON_PKT_MATCH0 Registers
Field
Bits
HW
Reset
Val
Description
RNID_4
31
0x0
Remote Node ID(Bit 4 - Most Significant Bit)
---
30:18
0x0
Reserved; Must write to 0 else behavior is undefined.
DNID
17:13
0x0
Destination Node ID
MC
12:9
0x0
Message Class
b0000 HOM - Requests
b0001 HOM - Responses
b0010 NDR
b0011 SNP
b0100 NCS
---
b1100 NCB
---
b1110 DRS
OPC
8:5
0x0
Opcode
DRS,NCB:
[8] Packet Size, 0 == 9 flits, 1 == 11 flits
NCS:
[8] Packet Size, 0 == 1 or 2 flits, 1 == 3 flits
See
Section 2.10, “Packet Matching Reference”
for a listing of
opcodes that may be filtered per message class.
VNW
4:3
0x0
Virtual Network
b00 - VN0
b01 - VN1
b1x - VNA
---
2:0
0x0
Reserved; Must write to 0 else behavior is undefined.