Intel® Server Board S2600CW Family TPS
Appendix E: POST Code Diagnostic LED Decoder
Revision 2.4
177
Table 92. POST Progress Code LED Example
LEDs
Upper Nibble AMBER LEDs
Lower Nibble GREEN LEDs
MSB
LSB
LED #7
LED #6
LED #5
LED #4
LED #3
LED #2
LED #1
LED #0
8h
4h
2h
1h
8h
4h
2h
1h
Status
ON
OFF
ON
OFF
ON
ON
OFF
OFF
Results
1
0
1
0
1
1
0
0
Ah
Ch
Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh.
The following table provides a list of all POST progress codes.
Table 93. POST Progress Codes
Progress Code
Description
SEC Phase
0x01
First Post code after CPU reset
0x02
Microcode load begin
0x03
CRAM initialization begin
0x04
PEI Cache When Disabled
0x05
SEC Core At Power On Begin
0x06
Early CPU initialization during SEC phase
QPI RC (Fully leverage without platform change)
0xA1
Collect info such as SBSP, Boot Mode, Reset type, etc.
0xA3
Setup minimum path between SBSP and other sockets
0xA7
Topology discovery and route calculation
0xA8
Program final route
0xA9
Program final IO SAD setting
0xAA
Protocol layer and other uncore settings
0xAB
Transition links to full speed operation