![Intel BX80569Q9550 - Core 2 Quad 2.83 GHz Processor Datasheet Download Page 35](http://html1.mh-extra.com/html/intel/bx80569q9550-core-2-quad-2-83-ghz-processor/bx80569q9550-core-2-quad-2-83-ghz-processor_datasheet_2071622035.webp)
Intel
®
Itanium
®
Processor 9300 Series and 9500 Series Datasheet
35
Electrical Specifications
Notes:
1.
1300 mVpp swing is recommended when CPU to CPU or CPU to IOH length is within 2” of PDG max trace
length. Note that default value is 1100 mVpp.
2.
Measure AC CM noise at the TX and decimate to its spectral components. For all spectral components above
3.2 GHz, apply the attenuation of the channel at the appropriate frequency. If the resultant AC CM at the
receiver is met after taking out the appropriate spectral components meets the RX AC CM spec then we can
allow the transmitter AC CM noise to pass.
TX
clk-acc-jit-N_UI-1E-7
p-p accumulated jitter out of
transmitter over 0 <= n <= N UI
where N=12, measured with 1E-7
probability.
0
0.15
UI
TX
clk-acc-jit-N_UI-1E-9
p-p accumulated jitter out of
transmitter over 0 <= n <= N UI
where N=12, measured with 1E-9
probability.
0
0.17
UI
T
Tx-data-clk-skew-pin
Delay of any data lane relative to
clock lane, as measured at Tx
output
-0.5
0.5
UI
V
Rx-diff-pp-pin
Voltage eye opening at the end of
Tx+ channel for any data or clock
channel measured with a
cumulative probability of 1E-9
(UI).
225
1200
mV
T
Rx-diff-pp-pin
Timing eye opening at the end of
Tx+ channel for any data or clock
channel measured with a
cumulative probability of 1E-9 (UI)
0.63
1
UI
T
Rx-data-clk-skew-pin
Delay of any data lane relative to
the clock lane, as measured at the
end of Tx+ channel. This
parameter is a collective sum of
effects of data clock mismatches
in Tx and on the medium
connecting Tx and Rx.
-1
3
UI
V
Rx-CLK
Forward CLK Rx input voltage
sensitivity (differential pp)
180
mV
V
Rx-cm-dc-pin
DC common mode ranges at the
Rx input for any data or clock
channel
125
350
mV
V
Rx-cm-ac-pin
AC common mode ranges at the
Rx input for any data or clock
channel, defined as:
((V
D+
+ V
D-
/2 - V
RX-cm-dc-pin
)
-50
50
mV
2
Table 2-9.
Intel
®
Itanium
®
Processor 9500 Series Transmitter and Receiver Parameter
Values for Intel
®
QPI Channel at 4.8 GT/s (Sheet 2 of 2)
Symbol
Parameter
Min
Nom
Max
Unit
Notes
Table 2-10. Intel
®
Itanium
®
Processor 9500 Series Transmitter and Receiver Parameter
Values for Intel
®
QPI at 6.4 GT/s (Sheet 1 of 2)
Symbol
Parameter
Min
Nom
Max
Unit
Notes
V
Tx-diff-pp-pin
Transmitter differential swing
900
1400
mV
1
Z
TX_LOW_CM_DC
DC resistance of Tx terminations
at half the single ended swing
(which is usually 0.25*V
Tx-diff-pp-
pin
) bias point
37.4
50
Ω
Z
RX_LOW_CM_DC
DC resistance of Rx terminations
at half the single ended swing
(which is usually 0.25*V
Tx-diff-pp-
pin
) bias point
37.4
50
Ω
V
Tx-cm-dc-pin
Transmitter output DC common
mode, defined as average of V
D+
and V
D-
0.23
0.27
Fraction of
V
Tx-diff-pp-pin
4
Summary of Contents for BX80569Q9550 - Core 2 Quad 2.83 GHz Processor
Page 10: ...Introduction 10 Intel Itanium Processor 9300 Series and 9500 Series Datasheet ...
Page 22: ...Introduction 22 Intel Itanium Processor 9300 Series and 9500 Series Datasheet ...
Page 72: ...Electrical Specifications 72 Intel Itanium Processor 9300 Series and 9500 Series Datasheet ...
Page 118: ...Pin Listing 118 Intel Itanium Processor 9300 Series and 9500 Series Datasheet ...
Page 132: ...Mechanical Specifications 132 Intel Itanium Processor 9300 Series and 9500 Series Datasheet ...
Page 142: ...Thermal Specifications 142 Intel Itanium Processor 9300 Series and 9500 Series Datasheet ...
Page 170: ...170 Intel Itanium Processor 9300 Series and 9500 Series Datasheet ...