background image

 

 

 

 

October 2004 

Order Number:  C88966-002

 

The Intel

®

 Desktop Board D910GLDW may contain design defects or errors known as errata that may cause the product to deviate from published specifications.  Current 

characterized errata are documented in the Intel Desktop Board D910GLDW Specification Update.

 

Intel

®

 Desktop Board  

D910GLDW

 

Technical Product Specification 

 

Summary of Contents for BOXD910GLDW - Desktop Board D910GLDW

Page 1: ...ntain design defects or errors known as errata that may cause the product to deviate from published specifications Current characterized errata are documented in the Intel Desktop Board D910GLDW Speci...

Page 2: ...relate to the presented subject matter The furnishing of documents and other materials and information does not provide any license express or implied by estoppel or otherwise to any such patents tra...

Page 3: ...ion 1 A description of the hardware used on the Desktop Board D910GLDW 2 A map of the resources of the Desktop Board 3 The features supported by the BIOS Setup program 4 A description of the BIOS erro...

Page 4: ...r example J5J1 is a connector located at 5J It is the first connector in the 5J area GB Gigabyte 1 073 741 824 bytes GB sec Gigabytes per second KB Kilobyte 1024 bytes Kbit Kilobit 1024 bits kbits sec...

Page 5: ...23 1 8 4 Keyboard and Mouse Interface 23 1 9 Audio Subsystem 24 1 9 1 Audio Subsystem Software 24 1 9 2 Audio Connectors 24 1 9 3 Intel High Definition Audio Subsystem 25 1 10 LAN Subsystem Optional 2...

Page 6: ...fety Regulations 61 2 15 2 EMC Regulations 61 2 15 3 European Union Declaration of Conformity Statement 62 2 15 4 Product Ecology Statements 63 2 15 5 Product Certification Markings Board Level 64 3 O...

Page 7: ...ectors 44 13 Connection Diagram for Front Panel Connector 49 14 Connection Diagram for Front Panel USB Connectors 50 15 Connection Diagram for IEEE 1394a Connector 51 16 Location of the Jumper Block 5...

Page 8: ...29 DC Loading Characteristics 55 30 Fan Connector Current Capability 55 31 Thermal Considerations for Components 59 32 Environmental Specifications 60 33 Safety Regulations 61 34 EMC Regulations 61 35...

Page 9: ...roller 23 1 9 Audio Subsystem 24 1 10 LAN Subsystem Optional 26 1 11 Hardware Management Subsystem 28 1 12 Power Management 30 1 1 PCI Bus Terminology Change Previous generations of Intel Desktop Boar...

Page 10: ...801FB I O Controller Hub ICH6 4 Mbit Firmware Hub FWH Video Intel GMA900 onboard graphics subsystem Audio Intel High Definition Audio subsystem using the Realtek ALC860 audio codec I O Control LPC Bus...

Page 11: ...inputs used to monitor fan activity Fan speed control 1 2 2 Manufacturing Options Table 2 describes the manufacturing options on the Desktop Board D910GLDW Not every manufacturing option is available...

Page 12: ...ion 12 1 2 3 Board Layout Figure 1 shows the location of the major components on the Desktop Board D910GLDW OM17306 D E A DD F G I H J K M N O P X Q V S T U W BB CC AA Y Z B C L R Figure 1 Board Compo...

Page 13: ...J Intel 82910GL GMCH K DIMM Channel A socket L DIMM Channel B socket M I O controller N Power connector O Diskette drive connector P Parallel ATE IDE connector Q Battery R Chassis intrusion connector...

Page 14: ...el ATA IDE Interface LPC Bus Hardware Monitoring and Fan Control ASIC OM17307 Audio Codec Retasking Jack F Port 2 Line Out Retasking Jack D Retasking Jack E Port 1 connector or socket PCI Bus SMBus Hi...

Page 15: ...an LGA775 processor socket with a 533 MHz system bus See the Intel web site listed below for the most up to date list of supported processors For information about Refer to Supported processors for t...

Page 16: ...nction under the determined frequency Table 4 lists the supported DIMM configurations Table 4 Supported Memory Configurations DIMM Capacity Configuration SDRAM Density SDRAM Organization Front side Ba...

Page 17: ...hannel must be equal If different speed DIMMs are used between channels the slowest memory timing will be used Single channel Asymmetric mode This mode is equivalent to single channel bandwidth operat...

Page 18: ...B DIMM 0 1 GB 1 GB Figure 4 Dual Channel Interleaved Mode Configuration with Two DIMMs 1 5 1 2 Single Channel Asymmetric Mode Configuration NOTE Dual channel Interleaved mode configurations provide t...

Page 19: ...y the chipset Chapter 2 1 6 1 Intel 910GL Graphics Controller The Intel GMA900 graphics controller features the following Integrated graphics controller 32 bpp Bits Per Pixel graphics engine 333 MHz c...

Page 20: ...phics under DOS Once loaded the operating system and graphics drivers allocate additional system memory to the graphics buffer as needed for performing graphics functions NOTE The use of DVMT requires...

Page 21: ...S translation modes The drive reports the transfer rate and translation mode to the BIOS The board supports Laser Servo LS 120 diskette technology through the Parallel ATA IDE interfaces An LS 120 dri...

Page 22: ...C with 3 3 VSB applied NOTE If the battery and AC power fail custom defaults if previously saved will be loaded into CMOS RAM at power on 1 7 PCI Express Connector The board provides one PCI Express x...

Page 23: ...r information about Refer to The location of the serial port A connector Figure 11 page 42 1 8 2 Parallel Port The 25 pin D Sub parallel port connector is located on the back panel Use the BIOS Setup...

Page 24: ...a front panel daughter card that is designed for Intel High Definition Audio must be used Otherwise an AC 97 style audio front panel connector will be assumed and the Line Out and Mic In functions wi...

Page 25: ...Retasking Jack D Mic In Retasking Jack B OM16989 Mic In Retasking Jack E Port 1 Front Panel Audio Connectors Line Out Retasking Jack F Port 2 Figure 6 Front Back Panel Audio Connector Options for Hig...

Page 26: ...Layer Interface Device The Intel 82562EZ provides the following functions Basic 10 100 Ethernet LAN connectivity Full device driver compatibility Programmable transit threshold Configuration EEPROM t...

Page 27: ...tialization PCI resource configuration Hard disk initialization User authentication Starting operating system boot process Monitoring of system firmware error events including Memory missing Memory fa...

Page 28: ...rdware Monitoring and Fan Control ASIC The features of the hardware monitoring and fan control ASIC include Internal ambient temperature sensor Two remote thermal diode sensors for direct monitoring o...

Page 29: ...onnectors OM17312 A B E F D C 1 4 1 3 1 3 Item Description A Thermal diode located on processor die B Remote ambient temperature sensor C Ambient temperature sensor internal to hardware monitoring and...

Page 30: ...lf controlled fan It is recommended that processor fan speed control remain enabled default BIOS setting when using the processor fan heat sink included with Intel boxed processors Disabling the chass...

Page 31: ...computer Support for multiple wake up events see Table 8 on page 33 Support for a front panel power and sleep mode switch Table 6 lists the system states based on how long the power switch is pressed...

Page 32: ...System Power Note 1 G0 working state S0 working C0 working D0 working state Full power 30 W G1 sleeping state S1 Processor stopped C1 stop grant D1 D2 D3 device specification specific 5 W power 52 5...

Page 33: ...te requires an operating system that provides full ACPI support In addition software drivers and peripherals must fully support ACPI wake events 1 12 2 Hardware Support CAUTION Ensure that the power s...

Page 34: ...page 44 The signal names of the main power connector Table 22 page 47 1 12 2 2 Fan Connectors The function operation of the fan connectors is as follows The fans are on when the board is in the S0 or...

Page 35: ...ill appear to be off the power supply is off and the front panel LED is amber if dual colored or off if single colored When signaled by a wake up device or event the system quickly returns to its last...

Page 36: ...om an ACPI S1 S3 S4 or S5 state 1 12 2 10 5 V Standby Power Indicator LED The 5 V standby power indicator LED shows that power is still present even when the computer appears to be off Figure 10 shows...

Page 37: ...nventional bus configuration space map and Table 13 describes the interrupts The remaining sections in this chapter are introduced by text found with their respective section headings 2 2 Memory Map T...

Page 38: ...OM3 03F0 03F5 6 bytes Diskette channel 03F4 03F7 1 byte Primary Parallel ATA IDE channel control block 03F8 03FF 8 bytes COM1 04D0 04D1 2 bytes Edge level triggered PIC LPTn 400 8 bytes ECP port LPTn...

Page 39: ...el 82910GL component 00 02 00 Integrated graphics controller 00 02 01 Integrated graphics controller 00 1B 00 Intel High Definition Audio Controller 00 1C 00 PCI Express port 1 PCI Express x1 bus conn...

Page 40: ...rom slave PIC 3 COM2 Note 1 4 COM1 Note 1 5 LPT2 Plug and Play option User available 6 Diskette drive 7 LPT1 Note 1 8 Real time clock 9 User available 10 User available 11 User available 12 Onboard mo...

Page 41: ...ts is classified as INTB This is not an absolute requirement INTC and INTD Generally a third interrupt on add in cards is classified as INTC and a fourth interrupt is classified as INTD The ICH6 has e...

Page 42: ...s A fault in the load presented by the external devices could cause damage to the computer the power cable and the external devices themselves This section describes the board s connectors The connect...

Page 43: ...o this output Table 15 Back Panel Connectors Shown in Figure 11 Item Callout from Figure 11 Description A PS 2 mouse port Green B PS 2 keyboard port Purple C Parallel port Burgundy D Serial port A Tea...

Page 44: ...ws the locations of the component side connectors OM17315 H I J K L M N O P Q A B D C E F 1 1 3 4 1 2 9 10 3 1 4 1 2 39 40 23 24 2 1 2 33 34 1 1 2 10 1 2 10 1 V T S R G 1 1 1 1 1 2 2 1 10 9 1 3 1 1 2...

Page 45: ...nector F 12V power connector ATX12V G Processor fan connector H Power connector I Diskette drive connector J Parallel ATA IDE connector K Chassis intrusion connector L Front chassis fan connector M Se...

Page 46: ...Sense send jack detection 8 Key 9 Port F Port 2 Left Channel 10 Port F Port 2 Sense return jack detection INTEGRATOR S NOTE The front panel audio connector is colored yellow Table 18 Front Chassis Fa...

Page 47: ...wer a 2 x 2 connector This connector provides power directly to the processor voltage regulator and must always be used Failure to do so will prevent the board from booting Table 22 Main Power Connect...

Page 48: ...pin A40 The SMBus data line is connected to pin A41 2 8 2 3 Auxiliary Front Panel Power Sleep LED Connector Pins 1 and 3 of this connector duplicate the signals on pins 2 and 4 of the front panel con...

Page 49: ...A connector An IDE hard drive connected to an onboard IDE connector 2 8 2 4 2 Reset Switch Connector Purple Pins 5 and 7 Purple can be connected to a momentary single pole single throw SPST type switc...

Page 50: ...ebounce circuitry on the board At least two seconds must pass before the power supply will recognize another on off signal 2 8 2 5 Front Panel USB Connectors Figure 14 is a connection diagram for the...

Page 51: ...r the optional IEEE 1394a connector OM16107 8 6 4 2 7 5 3 1 Key no pin 10 TPA 12 V DC TPA Ground TPB TPB Ground Ground 12 V DC Figure 15 Connection Diagram for IEEE 1394a Connector INTEGRATOR S NOTES...

Page 52: ...rmal configure and recovery When the jumper is set to configure mode and the computer is powered up the BIOS compares the processor version and the microcode version in the BIOS and reports if the two...

Page 53: ...e board Dimensions are given in inches millimeters The outer dimensions are 9 60 inches by 9 60 inches 243 84 millimeters by 243 84 millimeters Location of the I O connectors and mounting holes are in...

Page 54: ...esign considerations for I O shields relative to chassis requirements are described in the ATX specification NOTE The I O shield drawing in this document is for reference only An I O shield compliant...

Page 55: ...power requirements The selection of a power supply at the system level is dependent on the system s usage model and not necessarily tied to a particular processor speed Table 29 DC Loading Characteris...

Page 56: ...tions System integrators should refer to the power usage values listed in Table 29 when selecting a power supply for use with the board Additional power required will depend on configurations chosen b...

Page 57: ...list of chassis that have been tested with Intel desktop boards please refer to the following website http developer intel com design motherbd cooling htm All responsibility for determining the adequ...

Page 58: ...mage to the voltage regulator circuit The processor voltage regulator area item A in Figure 20 can reach a temperature of up to 85 o C in an open chassis Figure 20 shows the locations of the localized...

Page 59: ...ure see processor datasheets and processor specification updates Intel 82910GL GMCH 99 o C under bias Intel 82801FB ICH6 110 o C under bias For information about Refer to Intel Celeron processor datas...

Page 60: ...Operating 0 C to 55 C Shock Unpackaged 50 g trapezoidal waveform Velocity change of 170 inches second Packaged Half sine 2 millisecond Product Weight pounds Free Fall inches Velocity Change inches sec...

Page 61: ...correctly installed in a compatible host system Table 34 EMC Regulations Regulation Title FCC Class B Title 47 of the Code of Federal Regulations Parts 2 and 15 Subpart B Radio Frequency Devices USA I...

Page 62: ...the receiving antenna Increase the separation between the equipment and the receiver Connect the equipment to a different electrical branch circuit from that to which the receiver is connected Consul...

Page 63: ...to cumple con las normas del Directivo Europeo 89 336 EEC 73 23 EEC Svenska Denna produkt har tillverkats i enlighet med EG direktiv 89 336 EEC 73 23 EEC 2 15 4 Product Ecology Statements The followin...

Page 64: ...rk for Class B equipment includes Intel name and D910GLDW model designation component side CE mark Declares compliance to European Union EU EMC directive 89 336 EEC and Low Voltage directive 73 23 EEC...

Page 65: ...uring POST identifying the type of BIOS and a revision code The initial production BIOSs are identified as WB91X10J 86A When the BIOS Setup configuration jumper is set to configure mode and the comput...

Page 66: ...rogram Esc Exits the menu 3 2 BIOS Flash Memory Organization The Firmware Hub FWH includes a 4 Mbit 512 KB symmetrical flash memory device 3 3 Resource Configuration 3 3 1 PCI Autoconfiguration The BI...

Page 67: ...applications such as third party management software to use SMBIOS The BIOS stores and reports the following SMBIOS information BIOS data such as the BIOS revision level Fixed system data such as peri...

Page 68: ...te or a CD ROM or from the file location on the Web Intel Flash Memory Update Utility which requires creation of a boot diskette and manual rebooting of the system Using this utility the BIOS can be u...

Page 69: ...a network add in card with a remote boot ROM installed Pressing the F12 key during POST automatically forces booting from the LAN To use this key during POST the User Access Level in the BIOS Setup p...

Page 70: ...drive as the first boot device As a result the POST does not first seek a diskette drive which saves about one second from the POST execution time Disable Quiet Boot which eliminates display of the lo...

Page 71: ...ssword prompt will be displayed before the computer is booted If only the supervisor password is set the computer boots without asking for a password If both passwords are set the user can enter eithe...

Page 72: ...Intel Desktop Board D910GLDW Technical Product Specification 72...

Page 73: ...se from diskette drive Cache Memory Bad An error occurred when testing L2 cache Cache memory may be bad CMOS Battery Low The battery may be losing power Replace the battery soon CMOS Display Type Wron...

Page 74: ...e last boot If no memory was added there may be a problem with the system Memory Size Changed Memory size has changed since the last boot If no memory was added or removed then memory may be bad No Bo...

Page 75: ...initialization start memory refresh and do memory sizing D4 Verify base memory D5 Init code to be copied to segment 0 and control to be transferred to segment 0 D6 Control is in segment 0 To check rec...

Page 76: ...iteable 24 To do any setup before Int vector init 25 Interrupt vector initialization to begin To clear password if necessary 27 Any initialization before setting video mode to be done 28 Going for mon...

Page 77: ...ng for sequential and random memory test 50 Memory testing initialization below 1M complete Going to adjust displayed memory size for relocation shadow 51 Memory size display adjusted due to relocatio...

Page 78: ...M control is done About to give control to do any required processing after optional ROM returns control and enable external cache 99 Any initialization required after optional ROM test over Going to...

Page 79: ...s 95 Init of different buses optional ROMs from C800 to start While control is inside the different bus routines additional checkpoints are output to port 80h as WORD to identify the routines under ex...

Page 80: ...ones during POST if the video configuration fails a faulty video card or no card installed or if an external ROM module does not properly checksum to zero An external ROM module for example a video BI...

Reviews: