hilscher NXHX 4000-JTAG+, Device Description

Page: 46 / 70

Schematic diagrams 46/70
5.1 JTAG_RESET_RDY_RUN
JT
_
S
E
L
1
J
T
_
S
E
L
0
F
un
ct
io
n
0
0
C
o
re
si
g
ht
a
nd
n
o
rm
a
l o
p
e
ra
tin
g
(
no
rm
a
le
J
T
A
G
Z
ug
ri
ffe
)
1
0
B
o
un
d
a
ry
S
ca
n
ne
tx
4
0
0
0
o
nl
y
(O
T
P
F
us
e
b
re
nn
e
n)
1
1
B
o
un
d
a
ry
S
ca
n
ne
tX
4
0
0
0
+
E
th
e
rn
e
t P
hy
C
U
B
0
1
B
o
un
d
a
ry
S
ca
n
E
th
e
rn
e
t P
H
Y
C
U
B
o
nl
y
2
2
u
s
V
e
rz
ö
g
e
ru
ng
se
ri
e
s
re
si
st
o
rs
n
e
tX
in
te
rn
a
lly
1 2
R
2
0
6
1
0
k
04 02
1 2
R
2
0
7
1
0
k
04 02
1 2
R
2
0
1
1
0
k
04 02
1 2
R
2
0
0
1
0
k
04 02
na
1 2
R
2
0
5
1
k
06 03
1 2
R
2
1
1
2
.2
k
06 03
1 2
C
2
0
4
1
nF
0
4
0
2
5
0
V
1 2
C
2
0
5
1
nF
0
4
0
2
5
0
V
1
2
R
2
1
2
2
2
k
0
4
0
2
1 2
C
2
0
8
1
nF
0
4
0
2
5
0
V
1 2
C
2
0
7
1
nF
0
4
0
2
5
0
V
1 2
C
2
0
6
1
nF
0
4
0
2
5
0
V
ye
llo
w
g
re
e
n
3
1
4
2
P
2
0
0
L
E
D
S
Y
G
0
6
0
3
1 2
R
2
1
3
1
0
k
04 02
2
A
1
C
R
2
0
4
S
M
A
J7
.0
A
C
2
0
0
4
7
0
N
F
1
2
1
0
5
0
V
J
T
A
G
/
S
W
D
C
4
JT
_
T
D
I
D
6
JT
_
T
D
O
B
5
JT
_
T
M
S
/S
W
D
D
7
JT
_
T
C
L
K
/S
W
C
L
K
C
6
JT
_
T
R
S
T
#
C
5
JT
_
S
E
L
0
J5
JT
_
S
E
L
1
E
7
T
M
C
1
K
5
T
M
C
2
J3
V
P
R
G
D
K
4
0
0
0
-A
2
2
6
0
.0
0
0
-
n
e
tX
4
0
0
0
R
S
T
/
S
T
A
D
5
P
O
R
#
H
4
C
T
R
S
T
B
Y
B
#
K
7
R
S
T
_
IN
#
J1
R
D
Y
#
K
6
R
U
N
#
H
5
R
S
T
_
O
U
T
#
K
4
0
0
0
-B
2
2
6
0
.0
0
0
-
n
e
tX
4
0
0
0
1
G
2
S
3
D
K
2
0
0
2
N
7
0
0
2
W
1 2
R
2
0
8
1
0
k
04 02
1 2
Z
2
0
0
1
P
T
1
0
3
9
1
2
R
2
0
3
1
2
0
0
4
0
2
1 2
R
2
0
2
4
7
0
12 06
U
S
B
1
.1
E
1
6
U
S
B
1
1
_
D
P
O
S
E
1
5
U
S
B
1
1
_
D
N
E
G
K
4
0
0
0
-L
2
2
6
0
.0
0
0
-
n
e
tX
4
0
0
0
1
O
E
2
G
N
D
3
C
L
K
4
V
D
D
G
2
0
0
S
IT
1
6
1
8
A
E
-1
3
-3
3
E
-4
0
M
4
0
M
H
z
C
2
0
3
1
0
0
nF
0
4
0
2
1
6
V
1
2
R
2
1
0
1
0
k
0
4
0
2
G
N
D
+
3
V
3
+
1
V
1
6
2
5
O
S
C
A
1
2
O
S
C
4
0
M
_
X
T
1
B
1
2
O
S
C
4
0
M
_
X
T
2
K
1
6
P
L
L
_
A
V
D
D
K
1
7
P
L
L
_
A
G
N
D
D
1
3
O
S
C
_
T
H
M
O
D
E
K
4
0
0
0
-I
2
2
6
0
.0
0
0
-
n
e
tX
4
0
0
0
C
2
0
2
1
0
0
nF
0
4
0
2
1
6
V
1 2
R
2
0
9
1
0
k
04 02
1
C
S
#
2
S
O
/S
IO
1
3
W
P
#
/S
IO
2
4
G
N
D
5
S
I/S
IO
0
6
S
C
L
K
7
R
E
S
E
T
#
/S
IO
3
8
V
C
C
C
2
0
1
M
X
2
5
L
1
2
8
3
5
F
M
2
I-1
0
G
Q
S
P
I
E
2
2
S
Q
I_
C
L
K
B
2
1
S
Q
I_
M
O
S
I
C
2
1
S
Q
I_
M
IS
O
D
2
1
S
Q
I_
S
IO
2
E
2
1
S
Q
I_
S
IO
3
F
2
1
S
Q
I_
C
S
0
#
K
4
0
0
0
-C
2
2
6
0
.0
0
0
-
n
e
tX
4
0
0
0
R
2
1
4
4
7
0
0
4
0
2
R
2
1
5
4
7
0
0
4
0
2
1 2
R
2
1
6
1
0
k
04 02
1 2
R
2
1
7
1
0
k
04 02
na
G
N
D
G
N
D
JT
_
T
D
I
JT
_
T
D
O
JT
_
T
M
S
/S
W
D
+
JT
_
T
C
L
K
/S
W
C
L
K
JT
_
#
T
R
S
T
JT
_
S
E
L
0
JT
_
S
E
L
1
JT
_
+
6
V
9
G
N
D
S
E
N
S
E
_
#
P
O
R
[1
0
,1
1
,1
2
,1
5
,2
1
]
G
N
D
G
N
D
JT
_
#
R
E
S
E
T
_
IN
G
N
D
G
N
D
G
N
D
G
N
D
G
N
D
S
E
N
S
E
_
#
P
O
R
S
E
N
S
E
_
#
P
O
R
_
D
E
L
A
Y
E
D
G
N
D
JT
_
#
R
E
S
E
T
_
IN
[3
,2
1
]
S
Y
S
_
#
R
D
Y
[3
,1
5
]
S
Y
S
_
#
R
U
N
[3
]
S
P
K
R
_
S
E
T
[1
6
]
+
5
V
G
N
D
G
N
D
S
P
K
R
_
D
S
P
K
R
_
P
IE
Z
O
JT
_
+
6
V
9
[3
]
JT
_
S
E
L
1
[3
]
JT
_
#
T
R
S
T
[3
,2
1
]
JT
_
T
C
L
K
/S
W
C
L
K
[3
]
JT
_
T
M
S
/S
W
D
+
[3
]
JT
_
T
D
O
[3
]
JT
_
T
D
I
[3
]
U
S
B
1
1
_
D
N
E
G
[3
]
U
S
B
1
1
_
D
P
O
S
[3
]
G
N
D
G
N
D
O
S
C
4
0
M
_
X
T
2
+
1
V
1
6
2
5
G
N
D
Q
S
P
I_
#
C
S
Q
S
P
I_
M
IS
O
_
S
IO
1
Q
S
P
I_
M
O
S
I_
S
IO
0
Q
S
P
I_
C
L
K
Q
S
P
I_
S
IO
3
Q
S
P
I_
S
IO
2
Q
S
P
I_
M
IS
O
_
S
IO
1
[3
]
Q
S
P
I_
M
O
S
I_
S
IO
0
[3
]
Q
S
P
I_
C
L
K
[3
]
Q
S
P
I_
S
IO
2
[3
]
S
Y
S
_
#
R
S
T
_
O
U
T
[1
5
,1
6
]
+
3
V
3
+
3
V
3
+
3
V
3
+
3
V
3
+
3
V
3
_
N
E
T
X
[2
,8
,9
,1
2
,1
4
]•[1
5
,1
6
,1
7
,1
8
,1
9
]•[2
1
,2
2
]
+
3
V
3
_
N
E
T
X
[2
,8
,9
,1
2
,1
4
]•[1
5
,1
6
,1
7
,1
8
,1
9
]•[2
1
,2
2
]
+
3
V
3
_
N
E
T
X
[2
,8
,9
,1
2
,1
4
]•[1
5
,1
6
,1
7
,1
8
,1
9
]•[2
1
,2
2
]
+
3
V
3
Figure 7: "JTAG_RESET_RDY_RUN" schematic diagram
NXHX 4000-JTAG+ | Device description
DOC170703HW02EN | Revision 2 | English | 2018-10 | Released | Public © Hilscher 2018