![GOWIN GW1NSE Series User Manual Download Page 11](http://html.mh-extra.com/html/gowin/gw1nse-series/gw1nse-series_user-manual_2248366011.webp)
2 Overview
2.4 Pin Quantity
UG874-1.0E
5(14)
2.4
Pin Quantity
2.4.1
Quantity of GW1NSE-2C Pins
Table 2-3
Quantity of GW1NSE-2C
Pins
Pin Type
GW1NSE-2C
QN48
LQ144
I/O Single end / Differential
pair / LVDS
1
BANK0
11/5/0
29/14/0
BANK1
9/4/2
16/8/3
BANK2
11/5/4
26/13/6
BANK3
8/3/1
20/9/2
Max. User I/O
2
39
91
Differential Pair
17
44
True LVDS output
7
11
VCCX
0
0
VCCO0
0
0
VCCO1
1
1
VCCO2
1
2
VCCO3
0
2
VDDDUSB
0
1
VBUSPAD
0
1
VCCO0
0
3
VCCO0/VCCO3
1
0
VCC/VCCPLL
3
2
0
VCC/VCCPLL/VDDPL
0
3
VCCP/VCCX
2
0
VCCX/VDDAUSB
0
3
VSS
2
10
MODE0
0
0
MODE1
0
0
MODE2
0
0
JTAGSEL_N
1
1
NC
0
21
Note!
[1]Single end/ Differential I/O quantity include CLK pins, and download pins;
[2]The JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. The data
in this table is when the loaded four JTAG pins (TCK, TDI, TDO, and TMS) are used
as I/O;
[3]Pin multiplexing.
2.5
Pin Definitions
The location of the pins in the GW1NSE series of SecureFPGA