3 Development Board Circuit
3.10 Ethernet
DBUG405-1.0E
21(25)
Signal Name
Pin No.
Socket Pin No.
BANK
Description
I/O
F_LVDS_B2_N 116
6
1
B Channel 2–
3.3V
GND
-
7
-
-
-
GND
-
8
-
-
-
F_LVDS_B3_P 115
9
1
B Channel 3+
3.3V
F_LVDS_B3_N 114
10
1
B Channel 3–
3.3V
GND
-
11
-
-
-
GND
-
12
-
-
-
F_LVDS_B4_P 113
13
1
B Channel 4+
3.3V
F_LVDS_B4_N 112
14
1
B Channel 4–
3.3V
GND
-
15
-
-
-
GND
-
16
-
-
-
F_LVDS_B5_P 110
17
1
B Channel 5+
3.3V
F_LVDS_B5_N 110
18
1
B Channel 5–
3.3V
GND
-
19
-
-
-
GND
-
20
-
-
-
3.10
Ethernet
3.10.1
Overview
Two Ethernet interfaces are reserved for FPGA to communicate with
PC or the other external devices.
3.10.2
Ethernet Circuit
Figure 3-9 Ethernet Download Connection
PHY1_TXD3
Ethernet PHY
65
66
U9
J7
RJ45
PHY1_TXEN
67
PHY1_RXC
U5
PHY1_RXD0
PHY1_RXD1
PHY1_RXD2
PHY1_RXD3
PHY1_TXD1
PHY1_TXD2
PHY1_GTCLK
PHY1_TXD0
PHY1_RXDV
PHY_MDC
PHY_MDIO
62
63
64
46
61
45
68
69
70
71
72
GW2AR-
LV18EQ144PC8I7