3 Development Board Circuit
3.6 Switches
DBUG391-1.0E
15(20)
3.6
Switches
3.6.1
Overview
There is a dip switch SW3 on the development board, which can be
used to select JTAG interface or USB interface for FPGA download and
debugging.
3.7
HDMI TX
3.7.1
Overview
HDMI3 interface is connected to the FPGA pin directly. The HDMI
signal is received via FPGA IP.
3.7.2
HDMI TX Circuit
Figure 3-5 HDMI TX Interface Connection Circuit
U1
GW1NSR4
HDMI_TXA2P
HDMI_TXA2N
HDMI_TXA1P
HDMI_TXA1N
HDMI_TXA0P
HDMI_TXA0N
HDMI_TXACP
HDMI_TXACN
HDMI_TXA2P
HDMI_TXA2N
HDMI_TXA1P
HDMI_TXA1N
HDMI_TXA0P
HDMI_TXA0N
HDMI_TXACP
HDMI_TXACN
HDMI_VCC3P3
HDMI
35
34
32
31
30
29
28
27
3.7.3
Pinout
Table 3-5 HDMI TX Pinout
Name
Pin No.
BANK
I/O Level
Description
HDMI_TXA2P
35
2
2.5V
HDMI differential data
HDMI_TXA2N
34
2
2.5V
HDMI differential data