GD32F10x User Manual
269
15.1.
Advanced timer (TIMERx, x=0, 7)
15.1.1.
Overview
The advanced timer module (Timer0 & Timer7) is a four-channel timer that supports both
input capture and output compare. They can generate PWM signals to control motor or be
used for power management applications. The advanced timer has a 16-bit counter that can
be used as an unsigned counter.
In addition, the advanced timers can be programmed and be used for counting, their external
events can be used to drive other timers.
Timer also includes a dead-time Insertion module which issuitable for motor control
applications.
Timer and timer are completely independent with each other, but they may be synchronized
to provide a larger timer with their counters incrementing in unison.
15.1.2.
Characteristics
Total channel num: 4.
Counter width: 16 bits.
Source of counter clock is selectable: internal clock, internal trigger, external input,
external trigger.
Multiple counter modes: count up, count down, count up/down.
Quadrature Decoder: used for motion tracking and determination of both rotation
direction and position.
Hall sensor: for 3-phase motor control.
Programmable prescaler: 16 bits.The factor can be changed on the go.
Each channel is user-configurable: input capture mode, output compare mode,
programmable PWM mode, single pulse mode
Programmable dead time insertion.
Auto reload function.
Programmable counter repetition function.
Break input.
Interrupt output or DMA request on: update, trigger event, compare/capture event,
commutation event and break input.
Daisy chaining of timer modules allows a single timer to initiate multiple timers.
Timer synchronization allows selected timers to start counting on the same clock cycle.
Timer master-slave management.
15.1.3.
Block diagram
Figure 15-1. Advanced timer block diagram
provides details of the internal configuration of
Summary of Contents for GD32F10 Series
Page 63: ...GD32F10x User Manual 63 programmed during the chip production ...
Page 117: ...GD32F10x User Manual 117 010 1 0 011 0 9 ...
Page 416: ...GD32F10x User Manual 416 shadow register updates every update event ...
Page 427: ...GD32F10x User Manual 427 value ...
Page 518: ...GD32F10x User Manual 518 These bits are not used in SPI mode ...