GD32E23x User Manual
349
Figure 14-53. General level3 timer block diagram
In
p
u
t
L
o
gi
c
S
yn
c
h
ro
n
iz
e
r&
F
ilt
e
r
&
E
d
g
e
D
e
te
c
to
r
E
d
g
e
s
e
le
c
to
r
P
re
sc
a
le
r
T
rig
g
e
r
p
ro
c
es
so
r
T
rig
g
e
r
S
e
le
ct
o
r&
C
o
u
n
te
r
C
o
u
n
te
r
T
IM
E
R
x
_
C
H
x
C
V
R
e
g
is
te
r
/I
n
te
rr
u
p
t
R
e
g
is
te
r
se
t
a
n
d
u
pd
a
te
In
te
rr
u
p
t
co
lle
ct
o
r
a
n
d
co
n
tr
o
lle
r
A
P
B
B
U
S
CK
_
T
IM
E
R
CH
0
_
IN
CH
1
_
IN
IT
I0
IT
I1
IT
I2
IT
I3
C
A
R
R
e
p
e
at
e
r
O
u
tp
u
t
L
o
g
ic
g
e
n
e
ra
ti
on
o
f
o
u
tp
u
ts
s
ig
n
a
ls
i
n
co
m
p
a
re
,
P
W
M
,a
n
d
m
ix
e
d
m
o
d
e
s
a
cc
o
rd
in
g
t
o
in
it
ia
liz
a
tio
n
,
co
m
p
le
m
e
n
ta
ry
m
o
d
e
,
so
ft
w
a
re
o
u
tp
u
t
co
n
tr
o
l,
d
e
a
d
tim
e
in
se
rti
o
n
,
b
re
a
k
in
p
u
t,
o
u
tp
u
t
m
as
k
,
and
p
o
la
ri
ty
c
o
n
tr
o
l
B
R
K
E
N
B
R
K
IN
C
K
M
cl
o
ck
m
o
n
it
o
r
CH
0
_
O
CH
0
_
ON
D
M
A
c
o
n
tr
o
lle
r
T
IM
E
R
x
_
T
R
G
O
D
M
A
R
E
Q
/A
C
K
T
IM
E
R
x
_
CH
0
T
IM
E
R
x
_
CH
1
T
IM
E
R
x
_
TG
T
IM
E
R
x
_
UP
.
In
te
rr
u
p
t
b
re
a
k
u
p
d
a
te
tr
ig
/ct
rl
c
a
p
/co
m
CH
1
_
O
re
q
e
n
/d
ir
e
ct
r
e
q
se
t
PSC
P
S
C
_
C
L
K
T
IM
E
R
_
CK
14.4.4.
Function overview
Clock source configuration
The clock source of the advanced timer can be either the CK_TIMER or an alternate clock
source controlled by SMC bits (TIMERx_SMCFG bit[2:0]).
SMC [2:0] == 3’b000. Internal clock CK_TIMER is selected as timer clock source which
