
8-4
L60 Line Phase Comparison Relay
GE Multilin
8.1 OVERVIEW
8 THEORY OF OPERATION
8
Figure 8–3: STABILITY ANGLE
Figures 8–4A, 8–4B, 8–4C, and 8–4D are for three-terminal lines and they correspond directly to Figures 8–2A, 8–2B, 8–
2C, and 8–2D. It will be noted from Figure 8–3 that for a three-terminal line, the relay at A must receive information from
both the remote terminals. The same applies to the relays at terminals B and C. As in the case of the two-terminal lines, the
integrator illustrated in Figure 8–4 will actually be set for 3 to 4 ms.
While all the sketches in Figures 8–2 and 8–4 compare the positive half cycle of current with a receiver output, the negative
half cycle might just as well have been selected. However, if this were done, in Figure 8–2A for example, it would have
been necessary to compare the presence of negative current with a received SPACE signal rather than a MARK signal.
It should be recognized that the above discussion, as well as Figures 8–1 and 8–2, are rudimentary. The complete phase
comparison scheme is considerably more sophisticated and will be discussed in more detail subsequently. However, at this
point it would be well to note that phase comparison on a continuous basis is not permitted mainly because it would tend to
reduce the security of the scheme. For this reason, fault detectors are provided. They initiate phase comparison only when
a fault occurs on, or in the general vicinity of, the protected line. A simplified sketch of the logic of a phase comparison
blocking scheme including fault detectors is illustrated in Figure 8–5. This is a somewhat more fully developed version of
Figure 8–2D, and the same logic is present at both ends of a two-terminal line.
83
17
2
4
A2
.C
D
R
TRIPPIN
G
B
LOCKIN
G
s
s
s-
S
T
AB
ILITY
A
N
G
LE
S
ETTIN
G
( X)-
( Y)=0 FOR INTERN
A
L F
AU
LT
S A
N
D
C
U
RRENT
S A
RE I
D
E
A
LLY IN PH
AS
E
( X)-
( Y)=1
8
0 FOR EXTERN
A
L F
AU
LT
A
N
D
C
U
RRENT
A
RE I
D
E
A
LLY IN OPPO
S
ITE
D
IRECTION
S
I
I
I
I
S
Q
UA
RE
S
I
G
N
A
L Y
LE
AD
IN
G S
Q
UA
RE
S
I
G
N
A
L X
S
I
G
N
A
L X
S
I
G
N
A
L Y
TIME OF COINCI
D
ENCE
OF
S
I
G
N
A
L
S
X
A
N
D
Y
t
COINCI
D
ENCE
>
s
TRIPPIN
G
t
COINCI
D
ENCE
<
s
B
LOCKIN
G
S
Q
UA
RE
S
I
G
N
A
L Y COINCI
D
E
S
S
Q
UA
RE
S
I
G
N
A
L X
S
Q
UA
RE
S
I
G
N
A
L Y L
AGG
IN
G
S
Q
UA
RE
S
I
G
N
A
L X
(I )- (I )=1
8
0
X
Y
t
COINCI
D
ENCE
t
GA
P
t
COINCI
D
ENCE
t
COINCI
D
ENCE
(I )- (I )=0
X
Y
t
t
t
I
X
BUS
X
BUS
Y
F
AU
LT
I
Y
Summary of Contents for L60
Page 2: ......
Page 4: ......
Page 24: ...1 14 L60 Line Phase Comparison Relay GE Multilin 1 5 USING THE RELAY 1 GETTING STARTED 1...
Page 42: ...2 18 L60 Line Phase Comparison Relay GE Multilin 2 2 SPECIFICATIONS 2 PRODUCT DESCRIPTION 2...
Page 470: ...D 10 L60 Line Phase Comparison Relay GE Multilin D 1 PROTOCOL APPENDIXD D...
Page 482: ...E 12 L60 Line Phase Comparison Relay GE Multilin E 2 DNP POINT LISTS APPENDIXE E...
Page 498: ...x L60 Line Phase Comparison Relay GE Multilin INDEX Z ZERO SEQUENCE CORE BALANCE 3 9...