![GE Datex-Ohmeda S/5 Series Technical Reference Manual Download Page 26](http://html.mh-extra.com/html/ge/datex-ohmeda-s-5-series/datex-ohmeda-s-5-series_technical-reference-manual_128583026.webp)
Datex-Ohmeda S/5 Compact Anesthesia and Compact Critical Care Monitors
16
Document no
.
M1144951-004
2.3 Distributed processing
A system assembled from Datex-Ohmeda products is a multiprocessor system. All parameter
modules have their own microprocessor, which performs functions such as module key
control, waveform filtering, parameter related computing and pneumatic control, etc. At the
same time the main CPU performs higher level tasks such as trending and alarm control. While
the parameter modules and CPU are performing their tasks, the UPI (Universal Peripheral
Interface) microprocessor handles all functions needed to transfer data between the
parameter modules and the CPU.
This kind of parallel processing gives one major advantage to centralized processing. When
new parameter modules are added to the system, the processing power is increased. As a
result, the system does not slow down when new features are added.
2.4 Module communication
The communication master controlling data transfers between the CPU and parameter
modules is called UPI processor. It sends data to each connected module 100 times a second.
Modules respond to each data request immediately by sending a data package, whose length
depends on the type of the module. This communication protocol ensures that each module
receives and sends data every 10 ms. If a module does not respond to data requests, the UPI
processor presumes that the module is disconnected.
Parameter modules may hold a static (fixed) or dynamic address, which the UPI processor uses
when sending out data. Two parameter modules of the same type must not be fitted onto the
same monitor since they might reply to a data request simultaneously, thus causing
communication errors.
Figure 3
Principle of UPI section operation
The UPI processor collects and stores all data that is received from the parameter modules into
a shared SRAM, which is mapped directly to the address space of the main CPU. The main CPU
reads data from the memory while the UPI processor guarantees that the data is up to date.
This operation also works in the other direction. In this the main CPU fills the shared SRAM with
data and the UPI processor distributes it to the parameter modules.
UPI
Processor
Shared
SRAM
Control
Logic
ISA-BU
S
Voltage
Meas
Temp
Meas
Keypad Interface
ComWheel Interface
Module Bus
Analog & Digital outputs
cam_p1_p
rncpl
_
U
P
I_oper
ati
on.vsd