![Freescale Semiconductor PXR4030 Reference Manual Download Page 682](http://html1.mh-extra.com/html/freescale-semiconductor/pxr4030/pxr4030_reference-manual_2330660682.webp)
FlexRay Communication Controller (FLEXRAY)
22-98
Freescale Semiconductor
PXR40 Microcontroller Reference Manual, Rev. 1
Figure 22-119. Single Transmit Message Buffer Access Regions
The trigger bits MBCCSRn[EDT] and MBCCSRn[LCKT], and the interrupt enable bit
MBCCSRn[MBIE] are not under access control and can be accessed from the application at any time. The
status bits MBCCSRn[EDS] and MBCCSRn[LCKS] are not under access control and can be accessed
from the controller at any time.
The interrupt flag MBCCSnR[MBIF] is not under access control and can be accessed from the application
and the controller at any time. controller clear access has higher priority.
The controller restricts its access to the regions depending on the current state of the message buffer. The
application must adhere to these restrictions in order to ensure data consistency. The transmit message
buffer states are given in
. A description of the states is given in
provides the access scheme for the access regions.
The status bits MBCCSRn[EDS] and MBCCSRn[LCKS] provide the application with the required
message buffer status information. The internal status information is not visible to the application.
22.6.6.2.2
Message Buffer States
This section describes the transmit message buffer states and provides a state diagram.
Table 22-95. Single Transmit Message Buffer Access Regions Description
Region
Access from
Region used for
Application
Module
CFG
read/write
-
Message Buffer Configuration
MSG
read/write
-
Message Data and Slot Status Access
NF
-
read-only
Message Header Access for Null Frame Transmission
TX
-
read/write
Message Transmission and Slot Status Update
CM
-
read-only
Message Buffer Validation
SR
-
read-only
Message Buffer Search
Message Buffer Data Field: DATA[0-N]
Message Buffer Header Field: Frame Header
MBCCSRn[CMT]
Message Buffer Header Field: Slot Status
Message Buffer Header Field: Data Field Offset
MBCCFRn[MTM/CHA/CHB/CCF*]
MBFIDRn[FID]
MBIDXRn[MBIDX]
MBCCSRn[MBT/MTD]
TX
NF
CMT
SR
CFG
MSG
Summary of Contents for PXR4030
Page 1: ...PXR40 Microcontroller Reference Manual Devices Supported PXR4030 PXR4040 PXR40RM Rev 1 06 2011...
Page 30: ...PXR40 Microcontroller Reference Manual Rev 1 Freescale Semiconductor xxx...
Page 40: ...PXR40 Microcontroller Reference Manual Rev 1 xl Freescale Semiconductor...
Page 66: ...Memory Map PXR40 Microcontroller Reference Manual Rev 1 2 4 Freescale Semiconductor...
Page 120: ...Signal Descriptions 3 54 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
Page 860: ...FlexCAN Module 24 50 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...
Page 1167: ...Decimation Filter Freescale Semiconductor 28 53 PXR40 Microcontroller Reference Manual Rev 1...
Page 1168: ...Decimation Filter 28 54 Freescale Semiconductor PXR40 Microcontroller Reference Manual Rev 1...