![Freescale Semiconductor MC9S12ZVM series Reference Manual Download Page 307](http://html1.mh-extra.com/html/freescale-semiconductor/mc9s12zvm-series/mc9s12zvm-series_reference-manual_2330602307.webp)
MC9S12ZVM Family Reference Manual Rev. 1.3
Freescale Semiconductor
307
Chapter 9
Analog-to-Digital Converter (ADC12B_LBA_V1)
9.1
Introduction
The ADC12B_LBA is an n-channel multiplexed input successive approximation analog-to-digital
converter. Refer to device electrical specifications for ADC parameters and accuracy.
The List Based Architecture (LBA) provides flexible conversion sequence definition as well as flexible
oversampling. The order of channels to be converted can be freely defined. Also, multiple instantiations of
the module can be triggered simultaneously (matching sampling point across multiple module
instantiations).
There are four register bits which control the conversion flow (please refer to the description of register
ADCFLWCTL).
The four conversion flow control bits of register ADCFLWCTL can be modified in two different ways:
•
Via data bus accesses
•
Via internal interface Signals (Trigger, Restart, LoadOK, and Seq_Abort; see also
Each Interface Signal is associated with one conversion flow control bit.
For information regarding internal interface connectivity related to the conversion flow control please refer
to the device overview of the reference manual.
The ADCFLWCTL register can be controlled via internal interface only or via data bus only or by both
depending on the register access configuration bits ACC_CFG[1:0].
The four bits of register ADCFLWCTL reflect the captured request and status of the four internal interface
Signals (LoadOK, Trigger, Restart, and Seq_abort; see also
) if access configuration is set
accordingly and indicate event progress (when an event is processed and when it is finished).
Table 9-1. Revision History
Revision
Number
Revision
Date
Sections Affected
Description of Changes
V1.38
30. Apr 2013
Provided more detailed information regarding captured information in
bits RIDX_IMD[5:0] for different scenarios of Sequence Abort Event
execution.
V1.39
02. Jul 2013
Update of: Timing considerations for Restart Mode
V1.40
02. Oct 2013
entire document
Updated formatting and wording correction for entire document (for
technical publications).