Freescale Semiconductor MC9S12ZVHL32, Reference Manual

Page: 25 / 874

Chapter 1 Device Overview MC9S12ZVHY/MC9S12ZVHL Families
S12ZVHY/S12ZVHL Family Reference Manual Rev. 1.05
Freescale Semiconductor 25
1.3 Maskset 0N39G and 1N39G device compare
0N39G and 1N39G device module versions differ as shown in Table 1-3 .
NOTE User should take care when switching from 0N39G to 1N39G device
1.4 Chip-Level Features
On-chip modules available within the family include the following features:
• S12Z CPU core
• Up to 64 KB on-chip flash with ECC
• 2 KB EEPROM with ECC
• Up to 4 KB on-chip SRAM with ECC
• Phase locked loop (IPLL) frequency multiplier with internal filter
Internal 1 MHz RC oscillator Yes Yes
Autonomous window
watchdog
1 (with independent clock source) 1 (with independent clock source)
Key Wakeup I/Os 19 24 19 24
General purpose I/Os (5 V)
(1)
up to 73 for ZVHY
up to 78 for ZVHL
up to 100
up to 73 for ZVHY
up to 78 for ZVHL
up to 100
Direct Battery Voltage sense
pin
Yes Yes
Vsup sense Yes Yes
Chip temperature sensor 1 General sensor 1 General sensor
VSUP Supply voltage
5.5 V – 18 V (normal operation)
up to 40V (protected operation)
5.5 V – 18 V (normal operation)
up to 40V (protected operation)
VDDX Output current
Determined by power dissipation of
external ballast
Determined by power dissipation of
external ballast
Maximum Bus Frequency 32 MHz 32 MHz
1. Maximum I/O count based on multiplexing with peripherals.
Table 1-3. Device Difference for 0N39G and 1N39G
0N39G 1N39G
SCI V5 V6
BDC V1 V2
MCU no ADC reference voltage to IFR ADC reference voltage to IFR
Feature MC9S12ZVHY64/ZVHL64 MC9S12ZVHY32/ZVHL32