![Freescale Semiconductor ColdFire MCF5211 Reference Manual Download Page 47](http://html1.mh-extra.com/html/freescale-semiconductor/coldfire-mcf5211/coldfire-mcf5211_reference-manual_2330619047.webp)
Overview
MCF5213 ColdFire® Integrated Microcontroller Reference Manual, Rev. 3
Freescale Semiconductor
1-13
1.2.17
Interrupt Controller (INTC)
The MCF5213 has a single interrupt controller that supports up to 63 interrupt sources. There are 56
programmable sources, 49 of which are assigned to unique peripheral interrupt requests. The remaining 7
sources are unassigned and may be used for software interrupt requests.
1.2.18
DMA Controller
The direct memory access (DMA) controller provides an efficient way to move blocks of data with
minimal processor intervention. It has four channels that allow byte, word, longword, or 16-byte burst line
transfers. These transfers are triggered by software explicitly setting a DCR
n
[START] bit or by the
occurrence of certain UART or DMA timer events.
1.2.19
Reset
The reset controller determines the source of reset, asserts the appropriate reset signals to the system, and
keeps track of what caused the last reset. There are seven sources of reset:
•
External reset input
•
Power-on reset (POR)
•
Watchdog timer
•
Phase locked-loop (PLL) loss of lock
•
PLL loss of clock
•
Software
•
Low-voltage detector (LVD)
Control of the LVD and its associated reset and interrupt are handled by the reset controller. Other registers
provide status flags indicating the last source of reset and a control bit for software assertion of the RSTO
pin.
1.2.20
GPIO
Nearly all pins on the MCF5213 have general purpose I/O capability and are grouped into 8-bit ports.
Some ports do not use all 8 bits. Each port has registers that configure, monitor, and control the port pins.