
Distributor of Equinox Technologies: Excellent Integrated System Limited
Datasheet of ISPNANO S3 KIT - ISP PORTABLE PROGRAMMER
Contact us: [email protected] Website: www.integrated-circuit.com
ISPnano Series Programmer - User Manual – V1.11 – 12
th
May 2011
79
1.2 Target ISP Port – connector pin-out
The
‘Target ISP Connector’
port features all the signals required to implement In-System
Programming (ISP) of a Target IC using the SPI, JTAG, I2C or UART interface. This connector also
features the programmable
“Target Vcc”
and
“Target Vpp”
voltages plus a switched
“EXTERNAL
Vcc”
supply.
The illustration below shows the location of the
‘Target ISP Connector’
port on the rear panel of the
programmer.
‘Target ISP Connector’
port
The connector is a 16-pin bump-polarised IDC
connector with 0.1” pin spacing.
Pin 1 is the top right pin as shown in the diagram
opposite.
The pin-out of this connector is detailed in the table below.
Pin
No
Programmer
Pin name
Programmer
Input /
Output
Connect to
pin on
Target System
Notes
1 + 2
TARGET_VCC
P
TARGET_VCC
Target VCC
This pin should be connected to the
Target System Vcc.
3 + 4
TARGET_EXT_VCC P
See notes.
Target External VCC
This pin should be connected to the
Target System Vcc.
Only use this pin if the
“External
Target Vcc”
is to be switched to
the
“Target Vcc”
5 + 6
PROG_GND
P
Signal GROUND
(0V)
Signal Ground Connection (1)
0V to which the programmer JTAG,
SPI, I2C signal lines are referenced
to.
7
I2C_SCL
I/O
I2C SCL
I2C SCL clock signal
This is the I2C SCL clock signal.
8
I2C_SDA
I/O
I2C SDA
I2C SDA data signal
This is the I2C SDA data signal.
9
OP6_SPARE
O
Spare Output
Spare Output
This is a spare output pin. It is
designed to control the activation of
the relay coils on the Relay Board.
96 / 135
96 / 135