e2v AT84AS003-EB User Manual Download Page 1

Page: 1 / 35

AT84AS003-EB Evaluation Board

..............................................................................................

User Guide

Summary of Contents for AT84AS003-EB

Page 1: ...AT84AS003 EB Evaluation Board User Guide...

Page 2: ......

Page 3: ...ristics 3 1 3 1 Introduction 3 1 3 2 Operating Procedure 3 1 Section 4 Application Information 4 1 4 1 Introduction 4 1 4 2 Analog Inputs 4 1 4 3 Clock Inputs 4 1 4 4 Digital Outputs 4 1 4 5 ADC Funct...

Page 4: ...ii AT84AS003 EB Evaluation Board User Guide 0905C BDC 09 07...

Page 5: ...iption The AT83AS003 EB evaluation board is very straightforward as it only implements the AT84AS003 10 bit 1 5 Gsps ADC DMUX device SMA connectors for the sampling clock analog inputs and reset input...

Page 6: ...talled and with a heat sink Figure 1 1 Simplified Schematics of the AT84AS003 EB Evaluation Board As shown in Figure 1 1 different power supplies are required VEE 5V analog negative power supply VMINU...

Page 7: ...Board Layer Thickness Profile Layer Characteristics Layer 1 Copper layer Copper thickness 40 m AC signals traces 50 microstrip lines DC signals traces B GB GA ADC Diode SDA Layer 2 RO4003 dielectric l...

Page 8: ...or optimum performance in the high frequency domain 50 lines matched to 0 1 mm in length between VIN and VINN 50 mm max line length 1 27 mm pitch between the differential traces 400 m line width 40 m...

Page 9: ...hed to 0 5 mm in length between signal of the same differential pair 80 mm max line length 1 mm line length difference between signals of two ports 1 5 mm max line length difference between all signal...

Page 10: ...the digital output data The upper row is connected to the signal while the lower row is connected to Ground as illustrated in Figure 2 5 Figure 2 5 Differential Digital Clock Outputs 2 54 mm Pitch Con...

Page 11: ...he ADC s in phase analog and clock inputs 3 2 Operating Procedure 1 Connect the power supplies and ground accesses through the dedicated banana jacks VEE 5V VMINUSD 2 2V VCCA 3 3V VCCD 3 3V VPLUSD 2 5...

Page 12: ...d damage due to ESD Damage caused by inappropri ate handling or storage could range from performance degradation to complete failure Table 3 1 Absolute Maximum Ratings Parameter Symbol Value Unit Anal...

Page 13: ...00 590 620 470 mA mA mA mA Negative supply voltage VEE 5 25 5 4 75 V Negative supply current IVEE 620 660 mA Negative supply voltage VMINUSD 2 3 2 2 2 1 V Negative supply current VMINUSD 190 200 mA Po...

Page 14: ...Logic compatibility LVDS 50 transmission lines 100 2 50 differential termination Logic low Logic high Differential output Common mode VOL VOH VODIFF VOCM 1 25 250 1 125 1 075 1 425 350 1 25 1 25 450 1...

Page 15: ...ed that a filter be used to optimize the dynamic performance and the spectral response of the ADC 4 3 Clock Inputs The clock inputs can be entered in differential or in single ended mode without any h...

Page 16: ...k outputs are reset The reset pulse should last at least 1 ns An asynchronous reset ASYNCRST push button should be applied while DRRB is active low in order to reset properly the whole device In most...

Page 17: ...tune the Gain from approximately 0 85 to 1 15 Figure 4 3 ADC Gain Adjust Jumper Settings Figure 4 4 The ADC Gain Adjust Function is given in Figure 4 4 4 5 4 Sampling Delay Adjust The SDA function Sa...

Page 18: ...0 to 1 or 1 to 0 At the AT84AS003 output all bits of each port are all 1 or all 0 and do not transition every cycle all bits of all ports remain the same that is if port A 1010101010 then at next cycl...

Page 19: ...8 Reset Function If the DRRB reset is also used it is recommended to apply the asynchronous reset while the DRRB reset is active The first data is available at the device output after TOD 7 5 cycles 4...

Page 20: ...trol DACTRL Enable DAEN This cell allows you to delay by 250 ps around 250 ps the incoming signal DAI DAIN via the DACTRL potentiometer varying from VCCD 3 to 2 VCCD 3 Figure 4 10 DACTRL Funtion 4 6 4...

Page 21: ...N delay can be controlled via DACTRL and output in DAO DAON DAEN inactive the standalone delay cell cannot be used DAEN active jumper ON DAEN inactive jumper OUT DRTYPE Output clock mode DR 2 data val...

Page 22: ...ch port DRA DRAN for Port A pins A6 B6 DRB DRBN for Port B pins J2 H1 DRC DRCN for Port C pins W5 V5 DRD DRDN for Port D pins W17 V17 4 7 Diode for Die Junction Temperature Monitoring One diode for di...

Page 23: ...9 0905C BDC 09 07 Figure 4 14 ADC DIODE Characteristics 1 1 mA Junction Temperature Versus Diode Voltage for I 1 mA 790 800 810 820 830 840 850 860 870 880 890 900 910 920 930 940 950 10 0 10 20 30 4...

Page 24: ...ics BPF DEMUX Power supplies GW PPT 0o C Balun MACOM H9 Acquisition Board Power supplies GW PPT HP16500C analysis logic A B C D GPIB bus Fs ADC sampling data Clock HP86665B sinewave signal source Fin...

Page 25: ...g air at room temperature 20 25 C Use an external heat sink with intrinsic thermal resistance better than 3 C Watt when using air at 60 C Notes 1 No air pure conduction no radiation 2 Jedec condition...

Page 26: ...Package Information 5 2 AT84AS003 EB Evaluation Kit User Guide 0905C BDC 09 07...

Page 27: ...r local sales office AT84AS003CTP EBGA 317 Commercial C 0 C TC TJ 90 C Standard AT84AS003VTP EBGA 317 Industrial V grade 20 C TC TJ 110 C Standard AT84XAS003TPY EBGA 317 RoHS Ambient Prototype Please...

Page 28: ...Ordering Information 6 2 AT84AS003 EB Evaluation Kit User Guide 0905C BDC 09 07...

Page 29: ...EB Evaluation Kit User Guide 7 1 0905C BDC 09 07 Section 7 Appendix 7 1 AT84AS003 EB Electrical Schematics Figure 7 1 Power Supplies Decoupling DECOUPLING DECOUPLING DECOUPLING DECOUPLING DECOUPLING D...

Page 30: ...Appendix 7 2 AT84AS003 EB Evaluation Kit User Guide 0905C BDC 09 07 Figure 7 2 Power Supplies Connection Figure 7 3 Power Supplies bypassing...

Page 31: ...Appendix AT84AS003 EB Evaluation Kit User Guide 7 3 0905C BDC 09 07 Figure 7 4 AT84AS003 EB Electrical Schematic...

Page 32: ...Appendix 7 4 AT84AS003 EB Evaluation Kit User Guide 0905C BDC 09 07 7 2 AT84AS003 EB Board Layers Figure 7 5 Top Layer Figure 7 6 Bottom Layer...

Page 33: ...Appendix AT84AS003 EB Evaluation Kit User Guide 7 5 0905C BDC 09 07 Figure 7 7 Equipped Board Top Figure 7 8 Equipped Board Bottom...

Page 34: ...Appendix 7 6 AT84AS003 EB Evaluation Kit User Guide 0905C BDC 09 07...

Page 35: ...493 Fax 44 0 1245 492492 E Mail enquiries e2v com Southern Europe e2v sas 16 Burospace F 91572 Bi vres Cedex France Tel 33 0 16019 5500 Fax 33 0 16019 5529 E Mail enquiries fr e2v com Germany and Aust...