CHAPTER 15:12-/10-/8-bit Analog to Digital Converter
S6J3200 Series Hardware Manual Document Number: 002-04852 Rev. *G
299
5.3.
A/D Conversion Data Registers (ADC12Bn_CD0 to 63)
There are 64 A/D conversion data registers, one per logical channel. The registers are written by
hardware at the end of conversion if the trigger status is still set. Registers ADC12B_CD0 to 3 are
dedicated to multiple conversion channels so their width is 16 bits. Width of registers ADC12B_CD4 to 63
is 12 bits.
REGISTER_NAME
ADC12Bn_CDi (i = 0 to 63)
OFFSET
i*2
ACCESS_SIZE
B H W
MULTIPLE
0:63
NUMERIC_TYPE
-
OTHER
-
5.3.1.
A/D Conversion Data Result Registers (ADC12Bn_CD0 to 3)
Here is the register ADC12Bn_CD0 described, the registers ADC12Bn_CD1 to 3 have similar bit fields.
BIT_OFFSET
15
14
13
12
11
10
9
8
BIT_NAME
D[15]
D[14]
D[13]
D[12]
D[11]
D[10]
D[9]
D[8]
ACCESS_TYPE
R,WX
R,WX
R,WX
R,WX
R,WX
R,WX
R,WX
R,WX
PROT_TYPE
INITIAL_VALUE
X
X
X
X
X
X
X
X
BIT_OFFSET
7
6
5
4
3
2
1
0
BIT_NAME
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
ACCESS_TYPE
R,WX
R,WX
R,WX
R,WX
R,WX
R,WX
R,WX
R,WX
PROT_TYPE
INITIAL_VALUE
X
X
X
X
X
X
X
X
[bit15:0] D[15:0] : A/D Conversion Data bits
These bits store the conversion data.
The register is updated at the end of the A/D conversion only in the case the corresponding trigger
status (ADC12Bn_TRGST0.TRGST0 and ADC12Bn_CHSTAT0.TRGST bits) is still "1".
The logical channel can be configured as multiple conversion channel, if
ADC12Bn_MCCTRL0.CNVNUM is greater than 0. In that case the result of conversions is
accumulated until the number of conversions reaches ADC12Bn_MCCTRL0.CNVNUM (the result of
the first conversion is always directly stored and the following conversion results are added on current
register value). Accordingly, if 12-bit conversion resolution is selected the conversion data can become
16-bit wide.
If ADC12Bn_MCCTRL0.CNVNUM is equal 0 (only one consecutive conversion is requested), the
conversion data are provided in range of:
−
bit[7:0] for 8-bit conversion resolution (bits 15 to 8 are "0"),
−
bit[9:0] for 10-bit conversion resolution (bits 15 to 10 are "0"),
−
bit[11:0] for 12-bit conversion resolution (bits 15 to 12 are "0").
Summary of Contents for S6J3200 Series
Page 1041: ...CHAPTER 28 LCD Controller 1040 S6J3200 Series Hardware Manual Document Number 002 04852 Rev G...
Page 1044: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1043...
Page 1047: ...CHAPTER 28 LCD Controller 1046 S6J3200 Series Hardware Manual Document Number 002 04852 Rev G...
Page 1050: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1049...
Page 1084: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1083...
Page 1086: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1085...
Page 1088: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1087...
