PSoC CY8CTMG20x and CY8CTST200 TRM, Document No. 001-53603 Rev. *C
273
OUT_P1
1,DDh
21.4.15 OUT_P1
Output Override to Port 1 Register
This register enables specific internal signals to be output to Port 1 pins.
The GPIO drive modes must be specified to support the desired output mode (registers PRT1DM1 and PRT1DM0). If a pin is
enabled for output by a bit in this register, the corresponding signal has priority over any other internal function that may be
configured to output to that pin.
For additional information, refer to the
Register Definitions on page 112
in the Digital Clocks chapter.
7
P16D
Bit selects the data output to P1[6] when P16EN is high. Timer Output and CLK32 are available on
P0[4] as well, but outputs on P0[4] will not be passed through during sleep modes. Please refer to the
OUT_P0 register for more details.
0
Select Timer output (TIMEROUT)
1
Select CLK32
6
P16EN
Bit enables pin P1[6] for output of the signal selected by the P16D bit.
0
No internal signal output to P1[6]
1
Output the signal selected by P16D to P1[6]
5
P14D
Bit selects the data output to P1[4] when P14EN is high.
0
Select Relaxation Oscillator (RO)
1
Select Comparator 1 Output (CMP1)
4
P14EN
Bit enables pin P1[4] for output of the signal selected by the P14D bit.
0
No internal signal output to P1[4]
1
Output the signal selected by P14D to P1[4]
3
P12D
Bit selects the data output to P1[2] when P12EN is high.
0
Select Main System Clock (SYSCLK)
1
Select either TrueTouch Output signal (CS_OUT is selected by CS_OUT[1:0] bits in
CS_CR0 register) or TrueTouch clock depending upon bit 7 in PRS_CR register.
2
P12EN
Bit enables pin P1[2] for output of the signal selected by the P12D bit.
0
No internal signal output to P1[2]
1
Output the signal selected by P12D to P1[2]
(continued on next page)
Individual Register Names and Addresses:
1,DDh
OUT_P1: 1,DDh
7
6
5
4
3
2
1
0
Access : POR
RW : 0
RW : 0
RW : 0
RW : 0
RW : 0
RW : 0
RW : 0
RW : 0
Bit Name
P16D
P16EN
P14D
P14EN
P12D
P12EN
P10D
P10EN
Bit
Name
Description
Summary of Contents for PSoC CY8CTMG20 Series
Page 4: ...4 Contents Overview Feedback...
Page 26: ...26 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Section B PSoC Core Feedback...
Page 82: ...82 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Sleep and Watchdog Feedback...
Page 134: ...134 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C I2C Slave Feedback...
Page 142: ...142 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C System Resets Feedback...
Page 160: ...160 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C SPI Feedback...
Page 182: ...182 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Full Speed USB Feedback...
Page 302: ...302 PSoC CY8CTMG20x and CY8CTST200 TRM Document No 001 53603 Rev C Glossary Feedback...
