CY8C28xxx PSoC Programmable System-on-Chip TRM, Document No. 001-52594 Rev. *G
219
PRTxDM1
1,01h
13.3.2
PRTxDM1
Port Drive Mode Bit Register 1
This register is one of three registers whose combined value determines the unique Drive mode of each bit in a GPIO port.
In register PRTxDM1 there are eight possible drive modes for each port pin. Three mode bits are required to select one of
these modes, and these three bits are spread into three different registers (
, PRTxDM1, and
). The bit position of the effected port pin (for example, Pin[2] in Port 0) is the same as the bit position
of each of the three Drive Mode register bits that control the Drive mode for that pin (for example, Bit[2] in PRT0DM0, bit[2] in
PRT0DM1, and bit[2] in PRT0DM2). The three bits from the three registers are treated as a group. These are referred to as
DM2, DM1, and DM0, or together as DM[2:0].
All Drive mode bits are shown in the sub-table below ([2
1
0] refers to the combination (in order) of bits in a given bit position);
however, this register only controls the middle bit of the Drive mode.
For Port 5, the upper nibble of this register will return the last data bus value when read and should be masked off prior to
using this information. For additional information, refer to the
“Register Definitions” on page 76
in the GPIO chapter.
7:0
Drive Mode 1[7:0]
Bit 1 of the Drive mode, for each of 8-port pins, for a GPIO port.
[
2
1
0
]
Pin Output High
Pin Output Low
Notes
0
0
0b
Strong
Resistive
0
0
1b
Strong
Strong
0
1
0b
High-Z
High-Z
Digital input enabled.
0
1
1b
Resistive
Strong
1
0
0b
Slow + strong
High-Z
1
0
1b
Slow + strong
Slow + strong
1
1
0b
High-Z
High-Z
Reset state. Digital input disabled for zero power.
1
1
1b
High-Z
Slow + strong
I
2
C Compatible mode.
Note
A bold digit, in the table, signifies that the digit is used in this register.
Individual Register Names and Addresses:
1,01h
PRT0DM1 : 1,01h
PRT1DM1 : 1,05h
PRT2DM1 : 1,09h
PRT3DM1 : 1,0Dh
PRT4DM1 : 1,11h
PRT5DM1 : 1,15h
7
6
5
4
3
2
1
0
Access : POR
RW : FFh
Bit Name
Drive Mode 1[7:0]
Bit
Name
Description
Summary of Contents for CY8C28 series
Page 65: ...64 CY8C28xxx PSoC Programmable System on Chip TRM Document No 001 52594 Rev G RAM Paging ...
Page 125: ...124 CY8C28xxx PSoC Programmable System on Chip TRM Document No 001 52594 Rev G ...
Page 311: ...310 CY8C28xxx PSoC Programmable System on Chip TRM Document No 001 52594 Rev G IDAC_CR0 1 FDh ...
Page 317: ...316 CY8C28xxx PSoC Programmable System on Chip TRM Document No 001 52594 Rev G ...
Page 393: ...392 CY8C28xxx PSoC Programmable System on Chip TRM Document No 001 52594 Rev G ...
Page 477: ...476 CY8C28xxx PSoC Programmable System on Chip TRM Document No 001 52594 Rev G Digital Clocks ...
Page 561: ...560 CY8C28xxx PSoC Programmable System on Chip TRM Document No 001 52594 Rev G ...