
PSoC 6 WiFi-BT Pioneer Kit Guide, Doc. # 002-22677 Rev. *B
45
Kit Hardware
Table 4-2. Pioneer Board Pinout
PSoC 6
Pin
Primary
Onboard Function
Secondary
Onboard Function
Connection Details
XRES
Reset
–
P0.0
WCO IN
–
P0.1
WCO OUT
–
P0.2
Arduino header J4.8, D7
–
P0.3
RGB red LED
–
P0.4
User button with Hibernate
wakeup capability
–
P0.5
PMIC control
–
P1.0
CapSense Tx
GPIO on non-
Arduino header
(J19.5)
Populate R174 to connect to the header or remove
R62 to disconnect from CapSense.
P1.1
RGB green LED
–
P1.2
GPIO on non-Arduino
header (J19.4)
–
P1.3
GPIO on non-Arduino
header (J19.3)
–
P1.4
GPIO on non-Arduino
header (J19.2)
–
P1.5
Orange user LED
GPIO on non-
Arduino header
(J19.1)
Connected to primary and secondary functions by
default. Remove R27 to disconnect from LED.
P2.0
SDIO DATA0
J25.7
(WL_JTAG_TMS)
Remove R122 (or R110) and mount R115 to discon-
nect from PSoC 6 and connect the WiFi/BT module
to the JTAG connector.
P2.1
SDIO DATA1
J25.3
(WL_JTAG_TDI)
Remove R32 (or R111) and mount R116 to discon-
nect from PSoC 6 and connect the WiFi/BT module
to the JTAG connector.
P2.2
SDIO DATA2
J25.5
(WL_JTAG_TDO)
Remove R128 (or R112) and mount R117 to discon-
nect from PSoC 6 and connect the WiFi/BT module
to the JTAG connector.
P2.3
SDIO DATA3
J25.1
(WL_JTAG_TRSTN)
Remove R109 (or R132) and mount R114 to discon-
nect from PSoC 6 and connect the WiFi/BT module
to the JTAG connector.
P2.4
SDIO CMD
P2.5
SDIO CLK
J25.9
(WL_JTAG_TCK)
Remove R108 (or R28) and mount R113 to discon-
nect from PSoC 6 and connect the WiFi/BT module
to the JTAG connector.
P3.0
BT UART TXD
BT UART TXD pin of the WiFi/BT module
P3.1
BT UART RXD
BT UART RXD pin of the WiFi/BT module
P3.2
BT UART CTS
BT UART CTS pin of the WiFi/BT module
P3.3
BT UART RTS
BT UART RTS pin of the WiFi/BT module