
Copyright © 2021 congatec GmbH
TCTLm02
18/67
3
Block Diagram
PECI
PCIe 0-4 (Gen 3)
DDR4 Channel A
DDR4 Channel B
DDI TCP0
DDI TCP1
DDI TCP2
PCIe x4 Gen 4
DDIB
eDP
SM Bus
eSPI
SATA 0/PCIe 6
SATA 1/PCIe 5
PCIe
MIPI-CSI2
HDA
SPI0
MGMNT
11
th
Gen. Intel
®
Core
™
“Tiger Lake”
MCP UP3 Processor
USB 3.2 Port 3/PCIe 7
8x USB 2.0
USB 3.2 Port 0-2
SPI Flash 0
TPM
Ethernet 10/100/1000/2500
Intel i225LM/V/IT
eDP to LVDS
eSPI to LPC
MUX
MUX
MUX
MUX
MUX
DP to VGA
SATA0/PCIe6
SATA0
SATA0
SATA1/PCIe5
SATA1
SATA1
PCIe6
PCIe6
USB 3.2 Port 3
PCIe7
PCIe7
PCIe5
PCIe5
PCIe0-4
Optional - Not available by default
congatec
Board
Controller
5
th
Generation
LPC
GPIO
SMB
UART
UART
I2C
LID/SLEEP/FAN
2x DDR4 320
SO-DIMM
up to 32GB each
Ethernet
HD Audio
SM Bus
SPI
VGA
LVDS/eDP
LPC
I2C Bus
USB 2.0 Port 0 - 7
SATA Port 0 - 1
SER0/1
GPIOs
LID# / SLEEP# / FAN
PCIe lane 0 - 7 (Gen 3)
1 PCIe x4 Gen 4 (PEG)
USB 3.2 Port 0 - 3
DDI 2
DDI 1
DDI 3
MIPI-CSI2