
Description
Field
Indicates whether strict priority mode is active or
inactive on this SPA.
Strict priority mode ensures that the Priority Queue
is serviced only when it is not empty. This provides
the lowest possible delay for matching traffic.
Strict priority mode
Indicates whether the EFC
manager is enabled or
disabled on this SPA.
EFC Manager
Indicates whether dual wide mode is active or inactive
on this SPA.
SPA dual wide mode
Maximum channels supported on this SPA.
Max SPA channels
Indicates whether loopback is active or inactive on
this SPA.
PLIM loopback
Indicates whether SPI loopback is active or inactive
on this SPA.
SPI loopback
Maximum data training interval. This is the maximum
interval between scheduling of training sequences on
the SPI
data path. If the DatamaxT field shows 0,
then the core never sends periodic training.
DatamaxT
Number of consecutive DIP2
errors detected on the
Tstat bus before the TxSPI module enters the
out-of-frame state. This signal can be safely set at any
time.
Training M
Total number of 2-bit DIP2 packets that met specific
match clauses.
DIP2 is a parity algorithm where a 2-bit odd
parity is computed diagonally over status
words.
Note
DIP2 Match
Total number of 2-bit DIP2 errors
DIP2 is a parity algorithm where a 2-bit odd
parity is computed diagonally over status
words.
Note
DIP2 Error
Indicates which edge of the transmit SClk to use to
sample the Tstat bus. Selects rising or falling edge as
the active transmit SClk edge.
Tx SClk edge
Total number of 2-bit DIP4 packets that met specific
match clauses.
DIP4 Match
Cisco IOS XR Advanced System Command Reference for the Cisco XR 12000 Router, Release 5.1.x
12
OL-30353-01
ASIC Driver Commands
show controllers plim asic spa bay