Cirrus Logic CDB4271, Instruction Manual

Page: 5 / 29

CDB4271
5
1.4 Canned Oscillator
Oscillator Y1 provides a System Clock (OMCK) to the CS8416. This clock can be routed
through the CS8416 and out the RMCK pin by simply disconnecting the S/PDIF input. To use
the canned oscillator as the source of the MCLK signal, configure the board to receive MCLK
from the CS8416 using either the MCLK[1:0] positions on S1 or the GUI, and remove the
input S/PDIF stream. Care should be taken to ensure that the crystal (Y2) is removed when
the board is configured to receive MCLK from the canned oscillator.
The oscillator is mounted in pin sockets, allowing easy removal or replacement. The board is
shipped with a 12.000 MHz crystal oscillator stuffed at Y1. Please refer to the CS8416 data
sheet for details on OMCK operation.
1.5 Analog Input
RCA connectors supply the CS4271 analog inputs through unity gain, AC-coupled single-
ended circuits. A 1 Vrms single-ended signal will drive the CS4271 inputs to full scale.
The CDB4271 was designed for use with not only the CS4271, but also the CS4272 with a
simple change of assembly options. For this reason, the input buffer schematic shown in
Figure 8 reflects only the configuration assembled on the CDB4271. For a complete sche-
matic of the analog input buffer printed on the PCB, refer to the CDB4272 data sheet
1.6 Analog Outputs
The CS4271 analog output is routed through a differential to single-ended, unity-gain low
pass filter, which is AC-coupled to an RCA phono jack (see Figure 9). The analog output filter
on the CDB4271 has been designed to add flexibility when evaluating the CS4271 DAC out-
puts. The output filter was designed in a two stage format, with the first stage being an op-
tional instrumentation amplifier, and the second stage a 2-pole butterworth low pass filter.
The 2-pole low pass filter provides an example of an inexpensive circuit with good distortion
and dynamic range performance. It is designed to have the in-band impedance matched be-
tween the positive and negative legs. It also provides a balanced to single-ended conversion
for standard un-balanced outputs. Evaluate this circuit by placing the FILT jumpers (three per
output channel) to position 1 (selectable by J13, J14 & J15 for AOUTR, etc.).
The instrumentation amplifier is optionally inserted before the LPF by changing the FILT
jumpers to position 2. The instrumentation amplifier incorporates a 5x gain (+14 dB) which
effectively lowers the noise contribution of the following 2-pole LPF. This improves the overall
dynamic range of the system. The gain of this stage is determined from the
following equation:
Gain 1
2 R
( )
R2
------------ + =