![background image](http://html1.mh-extra.com/html/barco/slm-r12-plus/slm-r12-plus_service-manual_4253192075.webp)
11. Signal Input Selection R763850 & R763851
Image 11-3
Block diagram AD9888
Output of the ADC is an RGB 48 bit digital signal. Each color is 2x8bit (odd and even). The split in odd and even is done to lower
the clock (clock is half by the odd/even split).
11.3.1.2.4 DVI Output (see sheet 3/11).
Description
The SIL 160 uses Panellink technology to support displays ranging from VGA to UXGA (25 to 165MHz). The BUS_TX signal can be
either the DVI IN signal that has been re-synced, or, the processed analog input ([Active Image] in the Input Slot Selection menu).
Note that an analog RGB signal, that has been processed by the PMP has undergone some delay. The DVI OUT signal is not
synchronized with the input signal and with the image shown on the projector. It is advised then to install a minimum delay in the"
advanced settings" in the "installation menu" (see owner’s manual).
11.3.1.2.5 Data multiplexing (see sheet 7- 8/11)
Description
We have four 48-bit digital signals:
•
48 bit from the fixed input selector 1
•
48 bit from the fixed input selector 2
•
48 bit from the optional digital input 1
•
48 bit from the optional digital input 2
The multiplexing of the four 48 bit RGB signals is done by two FPGA’s: I23 for the odd pixels and I24 for the even pixels.
The two FPGA’s have almost the same programming done by a third FPGA I25.
One of the four input channels is clocked to the output channel 1(XI1) depending on the level of the signals SLOTSEL0_XI1 and
SLOTSEL1_XI1. The same story goes for the second output channel XI2 depending on SLOTSEL0_XI2 and SLOTSEL1_XI2.
For Picture in Picture (PIP) applications, there are two full outputs to the PMP. The latter is also designed to accept and process
simultaneously two signals
11.3.1.2.6 Sync switching and control, I25 (sheet 9/11)
Description
The input boards are controlled by the third FPGA (I25). The FPGA is programmed by the projector’s microcontroller at start up.
The FPGA controller I25 performs following tasks:
R5976820 SLM R12+ PERFORMER 08/03/2005
73
Summary of Contents for SLM R12 Plus
Page 1: ...SLM R12 Performer Service Manual R9010170 R9010171 R5976820 00 08 03 2005...
Page 8: ...Table of contents 6 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 12: ...1 Safety 10 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 36: ...5 SLM R12 P Location of the Fans 34 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 56: ...8 Local Keypad LCD Display 54 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 82: ...11 Signal Input Selection R763850 R763851 80 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 90: ...13 Digital Inputs Backplane R763378 88 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 126: ...15 Lamp Power Supply R7633705 124 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 130: ...16 Start Pulse Generator SPG R763512 128 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 168: ...22 Infra Red Receiver Module R763261 166 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 174: ...24 Projector Tilt Switch R764240 172 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 178: ...25 Light Output Sensor R763294 176 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 182: ...26 Lamp Info Module R763295 180 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 258: ...27 Maintenance 256 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 274: ...29 Overview of the Electrical Diagrams 272 R5976820 SLM R12 PERFORMER 08 03 2005...
Page 280: ...Index 278 R5976820 SLM R12 PERFORMER 08 03 2005...