AXIOMTEK sbc84500, User Manual

Page: 21 / 60

SBC84500 User’s Manual
3.8 IDE Interface Connector
The SBC84500VEA builds in 1 channel, able to support 2 IDE drives, PCI
bus enhanced IDE controller which can support master/slave mode and post
write transaction mechanisms with 64-byte buffer, and master data
transaction.
IDE1: IDE Connector Pin Assignment
Pin Description Pin Description
1
Reset #
2
GND
3 Data 7 4 Data 8
5
Data 6
6
Data 9
7
Data 5
8
Data 10
9 Data 4 10 Data 11
11
Data 3
12
Data 12
13
Data 2
14
Data 13
15
Data 1
16
Data 14
17
Data 0
18
Data 15
19 GND 20 No connector
21
INPACK
22
GND
23
IOW #
24
GND
25 IOR # 26 GND
27
IOCHRDY
28
GND
29 DACK 30 GND
31
Interrupt IRQ14
32
WP
33
SA1
34
PDIAG
35 SA0 36 SA2
37
HDC CS0 #
38
HDC CSI #
39
HDD Active #
40
No connector
41
+5V
42
+5V
43
GND
44
No connector
Hardware Description
15