
MSC SM2S-IMX8M User Manual
27 / 92
4.1 I²S
The module provides two I²S Links for connecting I²S codecs on the carrier board. Driver support for I²S is only available for Linux.
Some features:
• Programmable data interface modes such as I2S, LSB or MSB-justified
• Programmable word length (16, 20, 24 or 28bits)
• AC97 and TDM support
• Time Slot Mask Registers for reduced ARM platform overhead (for both Transmit and Receive)
• 128-word Transmit FIFO and 128-word Receive FIFO
Table 4-1: I²S Signal Description
Signal
Pin Type
Signal
Level
Pin on
i.MX8M
Pin name on
i.MX8M
Power
Tolerance
PU/PD
Description
I2S0_LRCK
O PP
1.8V CMOS
H4
SAI2_TXFS
1.8V
Sample-synchronization signal to the codec(s).
I2S0_CK
O PP
1.8V CMOS
J5
SAI2_TXC
1.8V
Serial data clock
I2S0_SDOUT
O PP
1.8V CMOS
G5
SAI2_TXD0
1.8V
Serial TDM data output to the codec.
I2S0_SDIN
I
1.8V CMOS
H6
SAI2_RXD0
1.8V
Serial TDM data inputs from the codec.
I2S2_LRCK
O PP
1.8V CMOS
G2
SAI3_TXFS
1.8V
Sample-synchronization signal to the codec(s).
I2S2_CK
O PP
1.8V CMOS
C4
SAI3_TXC
1.8V
Serial data clock
I2S2_SDOUT
O PP
1.8V CMOS
C3
SAI3_TXD
1.8V
Serial TDM data output to the codec.
I2S2_SDIN
I
1.8V CMOS
F3
SAI3_RXD
1.8V
Serial TDM data inputs from the codec.
AUDIO_MCK
O PP
1.8V CMOS
K7
GPIO1_IO14
1.8V
Clock Output (CCM_CLKO1)